Downloads: 116
Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 7, July 2017
Efficient Design of 1- bit Low Power Full Adder using GDI Technique
Deepika Shukla, S.R.P Sinha
Abstract: The two important issues in designing of analog circuits are area and power which can be controlled by various parameters. Addition is one of the important mathematical operations which serve as a building block. A low power full adder is the important circuit in the designing of other large circuits. In this paper, three low power full adders are designed using basic gate OR, AND, XOR and XNOR. These gates are designed by using GDI technique. When the number of transistors are decreased then the power consumption and area is reduced. GDI is a new technique for low power digital circuits. This techniques reduce the power consumption, propagation delay and transistor count of digital circuits. The adder cell consists of XOR and XNOR gates. The performance of different adder is compared in respect of various parameters. From results, its cleared that the due to less transistor count the power consumption and area is reduced DSCH and MICROWIND tool is used for the circuit design and simulation of it.
Keywords: Low power adder, Gate diffusion technique, full adder, VLSI
Edition: Volume 6 Issue 7, July 2017,
Pages: 2073 - 2080
How to Cite this Article?
Deepika Shukla, S.R.P Sinha, "Efficient Design of 1- bit Low Power Full Adder using GDI Technique", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=ART20175733, Volume 6 Issue 7, July 2017, 2073 - 2080
How to Share this Article?
Similar Articles with Keyword 'Low power adder'
Downloads: 107
Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2277 - 2280An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits
Avinash Singh, Dr. Subodh Wairya
Downloads: 127
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 199 - 201Design of Modified Parallel Prefix Knowles Adder
Pawan Kumar, Jasbir Kaur
Similar Articles with Keyword 'full adder'
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 106
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Similar Articles with Keyword 'VLSI'
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021
Pages: 122 - 125Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M, Dr. Kiran V
Downloads: 53
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021
Pages: 143 - 150VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem
Ragi R G, Jayaraj U Kidav, Roshith K
Similar Articles with Keyword 'Low'
Downloads: 189 | Weekly Hits: ⮙1 | Monthly Hits: ⮙3
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 127
Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018
Pages: 1662 - 1664Enhancement of Gray Level Image by Fuzzy and Filter Technique
Monalisa Pandey, Pankaj Sharma
Similar Articles with Keyword 'power'
Downloads: 189 | Weekly Hits: ⮙1 | Monthly Hits: ⮙3
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 6, June 2021
Pages: 1505 - 1508Design of Two Stage CMOS Operational Amplifier
Rahul Kumar
Similar Articles with Keyword 'adder'
Downloads: 138
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013
Pages: 229 - 233Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology
Raghavendra. R, S.A Hariprasad, M.Uttara Kumari
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Similar Articles with Keyword 'Gate'
Downloads: 1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1842 - 1847A Novel Mac Based Congestion Control System for VANET with Adaptive Routing
Mahanthgouda, Sridhara. K
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Similar Articles with Keyword 'diffusion'
Downloads: 99
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1930 - 1934Channel Characterization for Underwater Acoustic Communcation in the Shallow Sea-Water
Karan Shankar, K. Saraswathi
Downloads: 103
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 2142 - 2145Image Cryptography Based Upon Scrambling and Random Integer
Gurpreet Singh, Lovleen Kaur
Similar Articles with Keyword 'technique'
Downloads: 127
Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018
Pages: 1662 - 1664Enhancement of Gray Level Image by Fuzzy and Filter Technique
Monalisa Pandey, Pankaj Sharma
Downloads: 124 | Weekly Hits: ⮙1 | Monthly Hits: ⮙3
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Similar Articles with Keyword 'full'
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 99
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2313 - 2315Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications
Supriya S. Garade, P. R. Badadapure