Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 7, July 2017
Efficient Design of 1- bit Low Power Full Adder using GDI Technique
Deepika Shukla, S.R.P Sinha
The two important issues in designing of analog circuits are area and power which can be controlled by various parameters. Addition is one of the important mathematical operations which serve as a building block. A low power full adder is the important circuit in the designing of other large circuits. In this paper, three low power full adders are designed using basic gate OR, AND, XOR and XNOR. These gates are designed by using GDI technique. When the number of transistors are decreased then the power consumption and area is reduced.GDI is a new technique for low power digital circuits.This techniques reduce the power consumption, propagation delay and transistor count of digital circuits. The adder cell consists of XOR and XNOR gates. The performance of different adder is compared in respect of various parameters. From results, its cleared that the due to less transistor count the power consumption and area is reduced DSCH and MICROWIND tool is used for the circuit design and simulation of it.
Keywords: Low power adder, Gate diffusion technique, full adder, VLSI
Edition: Volume 6 Issue 7, July 2017
Pages: 2073 - 2080
How to Cite this Article?
Deepika Shukla, S.R.P Sinha, "Efficient Design of 1- bit Low Power Full Adder using GDI Technique", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20175733, Volume 6 Issue 7, July 2017, 2073 - 2080
132 PDF Views | 101 PDF Downloads
Similar Articles with Keyword 'Low power adder'
Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2277 - 2280An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits
Avinash Singh, Dr. Subodh Wairya
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017
Pages: 2073 - 2080Efficient Design of 1- bit Low Power Full Adder using GDI Technique
Deepika Shukla, S.R.P Sinha
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 199 - 201Design of Modified Parallel Prefix Knowles Adder
Pawan Kumar, Jasbir Kaur
Similar Articles with Keyword 'full adder'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 2204 - 2209Comparative Analysis of Adders
Sakshi Gaur
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 764 - 767Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 1100 - 1104Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor
Narendra Yadav, Vipin Kumar Gupta
Similar Articles with Keyword 'VLSI'
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021
Pages: 143 - 150VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem
Ragi R G, Jayaraj U Kidav, Roshith K
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2313 - 2315Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications
Supriya S. Garade, P. R. Badadapure
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013
Pages: 264 - 267Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier
Sarwagya Chaudhary
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1097 - 1102A Survey on an VLSI Based Data Transfer Schemes
Saiju Lukose, Gnana Sheela K
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2561 - 2564Statistical Simulation for BIST Architecture using Cognitive Principles
Shradha Khemka