International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 7, July 2017

Scan Insertion on Multi Clock Design in Modern SOC?s

K. Ramini, B. Bhavani

VLSI technology is an emerging field in the current technological due to its advancements in fields of systems architecture, design for testability (DFT) techniques for testing modern digital circuits. DFT techniques are required in order to improve the quality and reduce the test cost of the digital circuit, while at the same time simplifying the test, debug and diagnose tasks. The existing Ad Hoc Approach has the most compact design but takes longer computation time and low-observability. The time critical applications use Structured Approach, Scan design the most widely used structured DFT methodology, attempts to improve testability of a circuit by improving the controllability and observability of storage elements in a sequential design. In this paper different scan architectures are analyzed to study the operation of Full-Scan design. The proposed design includes Full-Scan design using Muxed-D scan cell. Scan control logic is spread across the blocks, based on the scan architecture. Scan enable, scan clocks, length of scan chains, number of EDT channels are required constraints for scan insertion. The Muxed-D scan cell is composed of a D flip-flop and a multiplexer. The designs are synthesized using Synopsys design compiler Software.

Keywords: Design for Testability, Scan Design, Data Input, Scan Input, Scan Enable

Edition: Volume 6 Issue 7, July 2017

Pages: 1872 - 1877


How to Cite this Article?

K. Ramini, B. Bhavani, "Scan Insertion on Multi Clock Design in Modern SOC?s", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20175689, Volume 6 Issue 7, July 2017, 1872 - 1877

17 PDF Views | 17 PDF Downloads

Download Article PDF

Video Lecture of Above Article is Not Available Yet

You be the First to Request! Press the Button below!



Similar Articles with Keyword 'Design for Testability'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 1872 - 1877

Scan Insertion on Multi Clock Design in Modern SOC?s

K. Ramini, B. Bhavani

Share this article

Similar Articles with Keyword 'Scan Design'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 393 - 396

Differential Fault Analysis on High Throughput AES

T. Soundarya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 1872 - 1877

Scan Insertion on Multi Clock Design in Modern SOC?s

K. Ramini, B. Bhavani

Share this article

Similar Articles with Keyword 'Data Input'

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 1872 - 1877

Scan Insertion on Multi Clock Design in Modern SOC?s

K. Ramini, B. Bhavani

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 5, May 2018

Pages: 1711 - 1713

Color Display Driver Circuit and Driver Development for Embedded System Based on ARM Microcontroller

Harini H M, Ravikumar M N

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 4, April 2018

Pages: 126 - 128

Versatile Agribot Using Solar Panel

Hareeta Malani, Abhishek Gautam, Ranveer Singh

Share this article

Top