International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 110

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 6 Issue 4, April 2017


An Optimized FPGA Implementation of RSD Based ECC Processor

M. Rajeswari [2] | M. Vijaya Laxmi [2]


Abstract: Elliptic Curve Cryptography (ECC) is a standout amongst the most interested exploration themes in VLSI. System security is turning out to be increasingly significant as the volume of information being traded on the Internet increments. Point addition and doubling are key operations which choose the Performance of ECC. Here the design with the information way which can perform either prime field G (p) operations or binary field G (2m) operations for arbitrary prime numbers has been proposed. Utilizing this design we can accomplish the high throughput of the both fields that is prime and binary fields. a high throughput modular divider (mod 4n) which results in maximum operating frequency and modular multiplier in the processor is optimized based on throughput and modular reduction. The adder is focused for optimization as the addition is needed for accumulation process in multiplication and division. The Xilinx Virtex 5 field programmable gate array has been utilized.


Keywords: point doubling, Redundant Signed Digit RSD, point addition


Edition: Volume 6 Issue 4, April 2017,


Pages: 2490 - 2494

An Optimized FPGA Implementation of RSD Based ECC Processor


How to Cite this Article?

M. Rajeswari, M. Vijaya Laxmi, "An Optimized FPGA Implementation of RSD Based ECC Processor", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=ART20172862, Volume 6 Issue 4, April 2017, 2490 - 2494, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'point addition'

Downloads: 110

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1847 - 1851

Review on Floating Point Adder and Converter Units Using VHDL

Abhishek Kumar [11] | Mayur S. Dhait [2]

Share this Article

Downloads: 116

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 344 - 347

Area Optimized Double Precision IEEE Floating Point Adder

Elizabeth Joseph Mattam | Deepa Balakrishnan

Share this Article


Top