ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 6, June 2017

ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder

Raj Kishore Kumar, Vikram Kumar

Modulo 2n+1 adder is one of the most common adder which have frequent use in RNS operations that has significant critical path, and often encountered in applications like pseudo-random number generation and cryptography as well. In this paper we have presented various types of diminished-one modulo 2n+1 adder using globular carry selection (GCS) and several parallel prefix adders. The adder has been simulated using verilog HDL codes and mapped this design to the TSMC (90 nm) and calculated the area, power dissipation and time for n= 8, 16, 32 & 64 and shown in the graph that which adder will have better power efficiency and time delay. Area occupied by several bits is presented in the table.

Keywords: RNS, Parallel Prefix Adder, GCS, ASIC

Edition: Volume 6 Issue 6, June 2017

Pages: 2826 - 2832

Share this Article

How to Cite this Article?

Raj Kishore Kumar, Vikram Kumar, "ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20172442, Volume 6 Issue 6, June 2017, 2826 - 2832

42 PDF Views | 39 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'RNS'

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 630 - 636

Emotion Recognition from Geometric Facial Patterns

Krupali Joshi, Pradeep Narwade

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 3199 - 3203

Realization of Bio-Signal Using Arm Processer

M. Karuna, G. Ramakrishna

Share this Article

Research Paper, Electronics & Communication Engineering, China, Volume 4 Issue 4, April 2015

Pages: 2681 - 2684

Printed Half - Circular Monopole Antenna for UWB Applications

Shaawanatu Aminu

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2409 - 2412

Wireless Mesh Network Deployment through Gateway Selection in Disaster Area

Supriya Nasre, P. Malathi

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1846 - 1848

A Review on Implementation of FPGA for Automatic Reverse Braking System

Divya Thakur, A. P. Thakare

Share this Article

Similar Articles with Keyword 'Parallel Prefix Adder'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 2029 - 2034

An Enhanced Residue Modular Multiplier for Cryptography

Vundela Sarada

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 2826 - 2832

ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder

Raj Kishore Kumar, Vikram Kumar

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1729 - 1733

Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S, Sukanya Sundaresh

Share this Article

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1292 - 1295

Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais, Zoonubiya Ali

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 199 - 201

Design of Modified Parallel Prefix Knowles Adder

Pawan Kumar, Jasbir Kaur

Share this Article

Similar Articles with Keyword 'ASIC'

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 702 - 706

Face and Voice Assistant Based Smart Home Security and Home Automation System

Amrutha R, Geetha D. Devanagavi, Prabhat Kumar Panda

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 992 - 995

ASIC Design of Sample Rate Convertor

Roopa M, H. Sudha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1772 - 1776

Comparative Study of the Sinusoidal Oscillator by using Current Conveyor

Gargi Sharma, Jagandeep Kaur, Neeraj Gupta

Share this Article

Research Paper, Electronics & Communication Engineering, Vietnam, Volume 3 Issue 8, August 2014

Pages: 1541 - 1544

Design and Manufacture Electronic Scales for Adult Patients

Le Xuan Canh, Kien NguyenPhan, Hoang ChuDuc

Share this Article

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 630 - 636

Emotion Recognition from Geometric Facial Patterns

Krupali Joshi, Pradeep Narwade

Share this Article
Top