Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 6, June 2017
ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder
Raj Kishore Kumar, Vikram Kumar
Modulo 2n+1 adder is one of the most common adder which have frequent use in RNS operations that has significant critical path, and often encountered in applications like pseudo-random number generation and cryptography as well. In this paper we have presented various types of diminished-one modulo 2n+1 adder using globular carry selection (GCS) and several parallel prefix adders. The adder has been simulated using verilog HDL codes and mapped this design to the TSMC (90 nm) and calculated the area, power dissipation and time for n= 8, 16, 32 & 64 and shown in the graph that which adder will have better power efficiency and time delay. Area occupied by several bits is presented in the table.
Keywords: RNS, Parallel Prefix Adder, GCS, ASIC
Edition: Volume 6 Issue 6, June 2017
Pages: 2826 - 2832
How to Cite this Article?
Raj Kishore Kumar, Vikram Kumar, "ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20172442, Volume 6 Issue 6, June 2017, 2826 - 2832
Similar Articles with Keyword 'RNS'
Design a Uplink-Downlink Reconfigurable Patch Antenna for Modern Space Application
Naman Mehrotra, Dr. K. M. Singh, Shashibhushan Sharma
Wireless Mesh Network Deployment through Gateway Selection in Disaster Area
Supriya Nasre, P. Malathi
Similar Articles with Keyword 'Parallel Prefix Adder'
An Enhanced Residue Modular Multiplier for Cryptography
Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders
Surumi.S, Sukanya Sundaresh
Similar Articles with Keyword 'ASIC'
The Common Use of Pulse Width Modulation PWM Technique in Power Electronics
Safaa Alaa Eldeen Hamza
ASIC Design of Sample Rate Convertor
Roopa M, H. Sudha