ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 109 | Weekly Hits: ⮙2 | Monthly Hits: ⮙11

Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 6, June 2017

ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder

Raj Kishore Kumar, Vikram Kumar

Modulo 2n+1 adder is one of the most common adder which have frequent use in RNS operations that has significant critical path, and often encountered in applications like pseudo-random number generation and cryptography as well. In this paper we have presented various types of diminished-one modulo 2n+1 adder using globular carry selection (GCS) and several parallel prefix adders. The adder has been simulated using verilog HDL codes and mapped this design to the TSMC (90 nm) and calculated the area, power dissipation and time for n= 8, 16, 32 & 64 and shown in the graph that which adder will have better power efficiency and time delay. Area occupied by several bits is presented in the table.

Keywords: RNS, Parallel Prefix Adder, GCS, ASIC

Edition: Volume 6 Issue 6, June 2017

Pages: 2826 - 2832

Share this Article

How to Cite this Article?

Raj Kishore Kumar, Vikram Kumar, "ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20172442, Volume 6 Issue 6, June 2017, 2826 - 2832

Enter Your Registered Email Address





Similar Articles with Keyword 'RNS'

Downloads: 97 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2397 - 2400

Design a Uplink-Downlink Reconfigurable Patch Antenna for Modern Space Application

Naman Mehrotra, Dr. K. M. Singh, Shashibhushan Sharma

Share this Article

Downloads: 102 | Weekly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2409 - 2412

Wireless Mesh Network Deployment through Gateway Selection in Disaster Area

Supriya Nasre, P. Malathi

Share this Article

Downloads: 103 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, China, Volume 4 Issue 4, April 2015

Pages: 2681 - 2684

Printed Half - Circular Monopole Antenna for UWB Applications

Shaawanatu Aminu

Share this Article

Downloads: 103 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 957 - 962

Nighttime Vehicle Detection and Traffic Surveillance

Jacob V. Panicker

Share this Article

Downloads: 104 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1980 - 1987

Implementation of Secured Data Transmission System on Customized Zynq SoC

D. Dhanalaxmi, V. Roopa Reddy

Share this Article

Similar Articles with Keyword 'Parallel Prefix Adder'

Downloads: 109 | Weekly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 2029 - 2034

An Enhanced Residue Modular Multiplier for Cryptography

Vundela Sarada

Share this Article

Downloads: 109 | Weekly Hits: ⮙2 | Monthly Hits: ⮙11

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 2826 - 2832

ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder

Raj Kishore Kumar, Vikram Kumar

Share this Article

Downloads: 113 | Weekly Hits: ⮙4

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1729 - 1733

Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S, Sukanya Sundaresh

Share this Article

Downloads: 118 | Weekly Hits: ⮙2

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1292 - 1295

Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais, Zoonubiya Ali

Share this Article

Downloads: 127 | Monthly Hits: ⮙11

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 199 - 201

Design of Modified Parallel Prefix Knowles Adder

Pawan Kumar, Jasbir Kaur

Share this Article

Similar Articles with Keyword 'ASIC'

Downloads: 92 | Monthly Hits: ⮙11

Research Paper, Electronics & Communication Engineering, Sudan, Volume 3 Issue 11, November 2014

Pages: 2129 - 2132

The Common Use of Pulse Width Modulation PWM Technique in Power Electronics

Safaa Alaa Eldeen Hamza

Share this Article

Downloads: 96 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 992 - 995

ASIC Design of Sample Rate Convertor

Roopa M, H. Sudha

Share this Article

Downloads: 102 | Weekly Hits: ⮙4

Dissertation Chapters, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2463 - 2465

Intelligent Training Aid

Ganesh Laxman Dake, R. M. Autee

Share this Article

Downloads: 103 | Weekly Hits: ⮙3

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

Downloads: 103 | Monthly Hits: ⮙4

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 878 - 884

ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra, Jalaja S

Share this Article



Top