International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064




Downloads: 137 | Views: 147

Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 2, February 2017


Design of Single and Multimode Channel Decoders for Mobile Wireless Communication

T. Merlin Leo | Dr. T. Latha [2]


Abstract: This paper presents a study into the performance, reliability and costs of channel decoders for different channel codes such as Convolutional _turbo, Viterbi, Reed Solomon and LDPC codes. A framework for multi-code forward error correction (FEC) architectures is identified to implement four dedicated decoders for convolutional_turbo, Reed Solomon and LDPC codes as well as a single decoder capable of decoding all the four. Performance estimations for all the four architectures are presented to provide a clear and fair comparison between single-mode and multi-mode decoders.


Keywords: Channel Decoder, LDPC, Turbo Decoder, Reed Solomon Convolutional, Viterbi Decoder, Multi- Standard


Edition: Volume 6 Issue 2, February 2017,


Pages: 326 - 329


How to Download this Article?

Type Your Email Address below to Download the Article PDF


How to Cite this Article?

T. Merlin Leo, Dr. T. Latha, "Design of Single and Multimode Channel Decoders for Mobile Wireless Communication", International Journal of Science and Research (IJSR), Volume 6 Issue 2, February 2017, pp. 326-329, https://www.ijsr.net/get_abstract.php?paper_id=ART20164434



Similar Articles with Keyword 'LDPC'

Downloads: 104

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2240 - 2243

Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications

Vijaykumar Jadhav | K. Sujata

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1451 - 1453

Hardware Implementation of Min-Sum Decoder for Low Density Parity Check Codes

Mamta Prakash [2] | Girraj Prasad Rathore [2]

Share this Article



Top