International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 109

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 10, October 2016


Implementation of Control Area Network with Flexible Data Rate Protocol Controller

N. Jyothsna, Dr. G. V. R. Sagar


Abstract: Control Area Network (CAN) is widely used in automotive networks with the bit rate of 1MBPS which is a lower bandwidth with other protocols. To unblock the progress of CAN, Bosch introduced Control Area Network with Flexible Data rate (CANFD) Protocol. CANFD protocol is a robust with longer messages transmission in short time and these messages are transmitted with high security. This paper presents the implementation of CANFD Controller with the bit rate of 2MBPS. Implemented in Spartan FPGA xa7a100t-2Icsg324.


Keywords: Bit Stream Processor, Bit Timing Processor, Error, Frame


Edition: Volume 5 Issue 10, October 2016,


Pages: 1046 - 1048


How to Cite this Article?

N. Jyothsna, Dr. G. V. R. Sagar, "Implementation of Control Area Network with Flexible Data Rate Protocol Controller", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=ART20162314, Volume 5 Issue 10, October 2016, 1046 - 1048

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Error'

Downloads: 48

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 2, February 2021

Pages: 600 - 606

Design of Optimized PID Controller for Blood Glucose Level Using CSA

Shubham Singh, Amrit Kaur Bhullar

Share this Article

Downloads: 80

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 946 - 949

Checkbit Prediction for Logic Functions By Using Dongs Code Method

Dinesh Babu.N, Ramani.G

Share this Article

Similar Articles with Keyword 'Frame'

Downloads: 1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article

Downloads: 5

Review Papers, Electronics & Communication Engineering, India, Volume 10 Issue 5, May 2021

Pages: 195 - 198

Review - COVID-19 Detection System Using Image Processing and Biomedical

Prajkta D. Gawande, Dr. G. D. Dalvi

Share this Article

Similar Articles with Keyword 'Bit'

Downloads: 138

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 229 - 233

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 6, June 2021

Pages: 1505 - 1508

Design of Two Stage CMOS Operational Amplifier

Rahul Kumar

Share this Article

Similar Articles with Keyword 'Stream'

Downloads: 99

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Downloads: 100

Research Paper, Electronics & Communication Engineering, Sudan, Volume 5 Issue 8, August 2016

Pages: 1806 - 1808

A Comparative Study of Application Traffic over MPLS Communication Networks and Traditional IP Model

Mohammed Elfatih Eltyeb Ahmed, Dr. Hala Eldaw Idris

Share this Article

Similar Articles with Keyword 'Processor'

Downloads: 124 | Weekly Hits: ⮙1 | Monthly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 135 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Similar Articles with Keyword 'Timing'

Downloads: 104

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 903 - 904

VLSI Design in Terms of Power System

Bhawana Singh, Nidhi Goyal

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2799 - 2802

Analysis of Low Power Pulse Triggered Flip Flop

Deepika Goyal

Share this Article
Top