International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064




Downloads: 124

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 7, July 2016


Design and Analysis of Advanced Booth Dadda Multiplier Using Approximate Compressors

Aswathy V Nair | Manjusree S [2]


Abstract: Processors processes on the basis of arithmetic operations. Among the basic arithmetic operations, the most complex is the multiplication as it consumes more time for generation of partial products. So a faster multiplier is required to speed up the processor. A faster multiplier can be accomplished by the reduction of partial products. Here in this paper, Radix 4 booth algorithm is used for partial product reduction and Dadda multiplier is used to reduce the number of adders. This multiplier can be called as Advanced Booth Dadda Multiplier as two methods are clubbed together for different operations. Approximate compressors are utilized in the reduced partial products to minimize the delay and no. of transistors. Two different designs for utilizing the proposed approximate compressors are proposed and analyzed for Booth Dadda Multiplier. Detailed simulation results are provided. The utilization of proposed approximate compressors in Dadda Multiplier and its use in advanced Booth Dadda Multiplier is analyzed and is compared with the normal multiplier. The results show that there is a significant reduction in the delay and number of transistors when compared with the normal multiplier.


Keywords: Radix 4 booth algorithm, Dadda multiplier, Approximate Compressors, Booth Dadda Multiplier, Advanced Booth Dadda Multiplier


Edition: Volume 5 Issue 7, July 2016,


Pages: 218 - 224


How to Cite this Article?

Aswathy V Nair, Manjusree S, "Design and Analysis of Advanced Booth Dadda Multiplier Using Approximate Compressors", International Journal of Science and Research (IJSR), Volume 5 Issue 7, July 2016, pp. 218-224, https://www.ijsr.net/get_abstract.php?paper_id=ART2016174

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'Radix'

Downloads: 105

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1843 - 1847

Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture

Vivek D. Wanjari | Prof. R. N. Mandavgane [2] | Prof. Shailesh Sakhare

Share this Article

Downloads: 105

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2368 - 2373

High Speed Radix-10 Multiplication Using Redundant BCD Codes

T. Sudha | T. Jyothi

Share this Article


Top