International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064




Downloads: 137

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 7, July 2016


Fusion of March Algorithms in Counter based BIST for the Detection of Faults in RAM

Twinkle Koshy | Manjusree S [2]


Abstract: Embedded memories covers the major portion and are the inevitable part of many of the SoC solutions. They are most sensitive to faults due to the dense design. . A wide variety of faults can occur, causing various failures in the memory functions. Component density, Circuit layout, Manufacturing methods are some of the sources of the occurrence of the faults in the memories. Built-in self-test (BIST) mechanism has widely been used to test memories like RAMs, since it reduces the test cycle duration and the complexity. A counter-based BIST architecture is used here. Several algorithms of different complexities are developed to test RAMs. Among them, March algorithms were considered as the simple and widely used ones. It consist of sequences of read and write operations for the detection of faults. Fusion of March algorithms like MATS, March C and March X are used in this work for the detection of Stuck-at fault, Coupling fault and Transition fault respectively. Detection of different faults in a RAM memory using a single counter based BIST design is advantageous. Selection of the March algorithm is based upon a mode selection switch. Compression of the test data is carried out using a decoder module. The fusion of the test algorithms optimizes the performance of the BIST Controller. Detection of different faults in a RAM memory using a single counter based BIST design is advantageous. Compressed test data is obtained in the simulation result, using a decoder module. The design of the Counter-based BIST module reduces the area overhead and complexity compared to that of the FSM-based design The implementations are carried out by using Verilog hardware description language and Xilinx ISE 13.2. The proposed method reduces the fault detection time as well as the tester storage requirement.


Keywords: Built-inself-test, Coupling fault, March algorithms, March C, March X, , MATS, Stuck-at fault, Transition fault


Edition: Volume 5 Issue 7, July 2016,


Pages: 311 - 314


How to Cite this Article?

Twinkle Koshy, Manjusree S, "Fusion of March Algorithms in Counter based BIST for the Detection of Faults in RAM", International Journal of Science and Research (IJSR), Volume 5 Issue 7, July 2016, pp. 311-314, https://www.ijsr.net/get_abstract.php?paper_id=ART2016154

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'March C'

Downloads: 108

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari | B. V. P. Prasad

Share this Article

Downloads: 150

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 9, September 2013

Pages: 119 - 123

Concurrent Online Test of RFID Memories Using MBIST

Jyothi Rani Degala | Kota Nageswara Rao

Share this Article


Top