Comparative Studies | Electronics & Communication Engineering | India | Volume 5 Issue 8, August 2016
Comparative Analysis of D Flip-Flops in Terms of Propagation Delay
Anu Samanta | Madhu Sudan Das 
Abstract: In this paper implementations of the flip-flops are presented which are positive edge triggered using 250 nm CMOS technology. The gate sizes are optimized precisely for low propagation delay without affecting the basic operation of flip-flops with a supply voltage of 5V. There are three important factors in CMOS i. e. the gate size area, power dissipation and speed of operation which always compromise between them when it is implemented in the field of IC circuit design. This paper proposes high speed design of D Flip-Flops in compared to the existing D flip-flops in terms of its area, aspect ratio, transistor count and propagation delay with the schematic and simulation results in Tanner tool version 16.
Keywords: CMOS, D Flip-Flops, Propagation Delay, Transistor count, W/L ratio
Edition: Volume 5 Issue 8, August 2016,
Pages: 1586 - 1590
How to Cite this Article?
Anu Samanta, Madhu Sudan Das, "Comparative Analysis of D Flip-Flops in Terms of Propagation Delay", International Journal of Science and Research (IJSR), Volume 5 Issue 8, August 2016, pp. 1586-1590, https://www.ijsr.net/get_abstract.php?paper_id=ART20161251
How to Share this Article?
Similar Articles with Keyword 'CMOS'
Leakage Reduction Technique for Scan Flip-Flop
Nayini Bhavani | Rahul D  | Bhavani Kiranmai | J. Yeshwanth Reddy
Review for Design Considerations of SAR ADC in CMOS 32 NM Technology
Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar