A Modified NoC Router Architecture with Fixed Priority Arbiter
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 10, October 2015

A Modified NoC Router Architecture with Fixed Priority Arbiter

Surumi Ansari, Suranya G

NoC is an approach in designing communication subsystems between intelligent property (IP) cores in SOC with greater efficiency.RKT router switch that handles accurate localizations of the faulty parts of the dynamic NoCs.The RKT- NoC switch is highly reliable when compared with ordinary NoC due to the addition of error detection mechanism in the design and it avoids the deadlock and livelock problems.NOC means network on chip is a new method for on chip communication to solve a problem that challenges system on chip.The proposed method adoptes an fixed priority arbiter. Arbiter is used in network on chip when number of input are requested for same output port, the arbiter has generate the grant signal on the basis of that number of input port getting a priority and the input port transmit a packet to output port. The proposed method distinguish the path of data packets thereby avoiding the collision between the data packets.The arbitration should guaranteed the fairness in scheduling, avoid starvation, and provide high throughput.

Keywords: Deterministic algorithm, Fixed priority arbiter, Network on chip

Edition: Volume 4 Issue 10, October 2015

Pages: 923 - 928

Share this Article

How to Cite this Article?

Surumi Ansari, Suranya G, "A Modified NoC Router Architecture with Fixed Priority Arbiter", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=9101503, Volume 4 Issue 10, October 2015, 923 - 928

94 PDF Views | 83 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Network on chip'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 923 - 928

A Modified NoC Router Architecture with Fixed Priority Arbiter

Surumi Ansari, Suranya G

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1887 - 1890

Design and Implementation of Argo And Falp Method on NOC and Their Analysis

A. Chezhiyan, M. R. Mahalakshmi

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1695 - 1700

Reliable NoC Switch Design with Enhanced Error Handling Capability

Rubina Sabeer, Karthika Manilal

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 9, September 2019

Pages: 1119 - 1123

Survey of Efficient NOC Router Designs and Programming Model for Embedded Application

Trupti Patil, Dr. Anuradha S

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 90 - 92

DMC Based Router Architecture for Dynamic Network on Chip

Geethu Jayan, Pavitha P. P.

Share this Article
Top