Single Phase Clock Distribution using Low Power VLSI Technology
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 9, September 2015

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Normally the clock distribution network will consume about 70 % of the total power consumed by the IC because this is the only signal which has the highest activity. Basically for a multi clock domain network we develop a multiple PLL to cater the need, but it consumes more power. So, the main aim of this project is developing a low power single clock multiband network which will supply for the multi clock domain network. It is highly useful and recommended for communication applications like Bluetooth, Zigbee, and WLAN. It is modeled using Verilog simulated using Modelsim and implemented in Xilinx.

Keywords: Prescaler, PLL, Programmable Counter, Swallow Counter, MOD, sel, clk, MC

Edition: Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Share this Article

How to Cite this Article?

Krishna Naik Dungavath, Dr V. Vijayalakshmi, "Single Phase Clock Distribution using Low Power VLSI Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=26091501, Volume 4 Issue 9, September 2015, 1799 - 1802

104 PDF Views | 77 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Prescaler'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 665 - 670

A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler

Nemitha B, Pradeep Kumar B. P

Share this Article

Similar Articles with Keyword 'PLL'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1144 - 1146

Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration

Dr. Manish Sharma, Asma Chishti

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1338 - 1340

A Review of Phase Lock Loop Techniques used in Communication Engineering

Piyush Kumar Singh, Bhagwat Kakde

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1441 - 1445

Design of Low Power Phase Frequency Detectors and VCO using 45nm CMOS Technology

Rajani Kanta Sutar, M.Jasmin, S. Beulah Hemalatha

Share this Article

Similar Articles with Keyword 'MOD'

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 750 - 753

A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning

Surya S Kumar, Dhanesh M S

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019

Pages: 1419 - 1427

Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites

Raphael Nlend, Emmanuel Tonye

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1153 - 1157

Comparison of Fuzzy Logic and Neuro Fuzzy Air Purifying System

Tamsa, Amrit Kaur Bhullar

Share this Article

Similar Articles with Keyword 'sel'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 130 - 134

Segmentation of Touching Characters in Indian Scripts

B. Hari Kumar, N. Sateesh

Share this Article

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 267 - 270

Self Powered Nanopiezoelectric Device Based on ZnO Nanorod Array on Flexible Conjugated Copolymer Hybrid

Elsa Sneha Thomas

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 1156 - 1161

Eye Controlled Wheelchair Using Image Processing Techniques

Prateek Bansal, Ritvik Singhal, Vijay Khare

Share this Article

Research Paper, Electronics & Communication Engineering, Nigeria, Volume 4 Issue 6, June 2015

Pages: 2024 - 2027

Refractivity Variation Effect on Radio Wave Propagation

Adegboyega Gabriel Adisa

Share this Article

Similar Articles with Keyword 'clk'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 165 - 170

Implementation of Low Power Test Pattern Generator Using LFSR

K. Supriya, B. Rekha

Share this Article

Similar Articles with Keyword 'MC'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 481 - 483

Communication of Multi Mobile-Robots Based On ZigBee Network

Taskeen Sultana, Zeenath

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 7, July 2020

Pages: 576 - 579

Software Loading and Testing Facility for DMC

V. Abinaya, Girish H.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2835 - 2838

Efficient Implementation of Digital Receiver on FPGA

M. Sravani, B. Madhavi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1404 - 1408

Design and Simulation of Low Dropout Regulator

Chaitra S Kumar, K Sujatha

Share this Article
Top