International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014

Modified Booth Multiplier with FIR Filter

B. Sireesha, Diana Aloshius

In this paper, we develop a new methodology for designing a lower-error and area efficient 2s complement fixed-width Booth multiplier that receives two n-bit numbers and produces an n-bit product. By properly choosing the generalized index and binary thresholding, we derive a better error-compensation bias to reduce the truncation error. Since the proposed error compensation bias is realizable, constructing low-error fixed width Booth multiplier is area and time efficient for VLSI implementation. Finally, we successfully apply the proposed fixed-width Booth multiplier to FIR filter. The simulation results show that the performance is superior than by using the direct-truncation fixed-width Booth multiplier.

Keywords: Modified Booth Multiplier, Booth Encoder, partial product, FIR, Signed-unsigned

Edition: Volume 3 Issue 3, March 2014

Pages: 798 - 802


How to Cite this Article?

B. Sireesha, Diana Aloshius, "Modified Booth Multiplier with FIR Filter", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=26031406, Volume 3 Issue 3, March 2014, 798 - 802

23 PDF Views | 24 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Modified Booth Multiplier'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 798 - 802

Modified Booth Multiplier with FIR Filter

B. Sireesha, Diana Aloshius

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 993 - 996

Digital Signal Processing Applications using Multiplier Technique in Fixed Point Arithmetic

V. Indhumaraghathavalli, S. Rajan

Share this article



Similar Articles with Keyword 'partial product'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 798 - 802

Modified Booth Multiplier with FIR Filter

B. Sireesha, Diana Aloshius

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2368 - 2373

High Speed Radix-10 Multiplication Using Redundant BCD Codes

T. Sudha, T. Jyothi

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2700 - 2704

Design and Verification of Truncation-Error-Tolerant 8 Bit Signed-Multiplier

Shruti Verma, Rakesh Jain

Share this article



Similar Articles with Keyword 'FIR'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 992 - 995

ASIC Design of Sample Rate Convertor

Roopa M, H. Sudha

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 983 - 987

Classification of Age from Facial Features of Humans

Poonam Shirode, S. M. Handore

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 671 - 674

Image Enhancement Techniques in Spatial Domain with Visual Data Mining

Sunanda Nath, Ankit Pawria

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1461 - 1465

Improvement of Carrier to Interference plus Noise Ratio in WiMAX Networks Using Femtocell Base Station Concept

Pruthviraja C B, Lata S H

Share this article
Top