Modified Booth Multiplier with FIR Filter
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014

Modified Booth Multiplier with FIR Filter

B. Sireesha, Diana Aloshius

In this paper, we develop a new methodology for designing a lower-error and area efficient 2s complement fixed-width Booth multiplier that receives two n-bit numbers and produces an n-bit product. By properly choosing the generalized index and binary thresholding, we derive a better error-compensation bias to reduce the truncation error. Since the proposed error compensation bias is realizable, constructing low-error fixed width Booth multiplier is area and time efficient for VLSI implementation. Finally, we successfully apply the proposed fixed-width Booth multiplier to FIR filter. The simulation results show that the performance is superior than by using the direct-truncation fixed-width Booth multiplier.

Keywords: Modified Booth Multiplier, Booth Encoder, partial product, FIR, Signed-unsigned

Edition: Volume 3 Issue 3, March 2014

Pages: 798 - 802

Share this Article

How to Cite this Article?

B. Sireesha, Diana Aloshius, "Modified Booth Multiplier with FIR Filter", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=26031406, Volume 3 Issue 3, March 2014, 798 - 802

107 PDF Views | 89 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Modified Booth Multiplier'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 993 - 996

Digital Signal Processing Applications using Multiplier Technique in Fixed Point Arithmetic

V. Indhumaraghathavalli, S. Rajan

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 798 - 802

Modified Booth Multiplier with FIR Filter

B. Sireesha, Diana Aloshius

Share this Article

Similar Articles with Keyword 'partial product'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1069 - 1074

Design for Low Power Multiplier Based On Fixed Width Replica Redundancy Block & Compressor Trees

Mariya Stephen, Vrinda

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2368 - 2373

High Speed Radix-10 Multiplication Using Redundant BCD Codes

T. Sudha, T. Jyothi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2344 - 2348

Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm by using A VLSI Architecture

A. Sathya, S. Fathimabee, S. Divya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2740 - 2744

A New Approach for Faster and Size Efficient Signed Multiplier of 8bits

Monika Raghav, Rakesh Jain

Share this Article

Similar Articles with Keyword 'FIR'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 983 - 987

Classification of Age from Facial Features of Humans

Poonam Shirode, S. M. Handore

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 992 - 995

ASIC Design of Sample Rate Convertor

Roopa M, H. Sudha

Share this Article

Dissertation Chapters, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2463 - 2465

Intelligent Training Aid

Ganesh Laxman Dake, R. M. Autee

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1660 - 1662

A Novel Window Function for Designing FIR Low Pass and Band Pass Filter

R. Sivarajan, B. Elango

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2594 - 2597

Analysis of Cluster Lifetime with Rate Allocation in Wireless Networks

Sushma Kumari, Parikha Chawala

Share this Article
Top