Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014
Modified Booth Multiplier with FIR Filter
B. Sireesha, Diana Aloshius
In this paper, we develop a new methodology for designing a lower-error and area efficient 2s complement fixed-width Booth multiplier that receives two n-bit numbers and produces an n-bit product. By properly choosing the generalized index and binary thresholding, we derive a better error-compensation bias to reduce the truncation error. Since the proposed error compensation bias is realizable, constructing low-error fixed width Booth multiplier is area and time efficient for VLSI implementation. Finally, we successfully apply the proposed fixed-width Booth multiplier to FIR filter. The simulation results show that the performance is superior than by using the direct-truncation fixed-width Booth multiplier.
Keywords: Modified Booth Multiplier, Booth Encoder, partial product, FIR, Signed-unsigned
Edition: Volume 3 Issue 3, March 2014
Pages: 798 - 802
How to Cite this Article?
B. Sireesha, Diana Aloshius, "Modified Booth Multiplier with FIR Filter", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=26031406, Volume 3 Issue 3, March 2014, 798 - 802
56 PDF Views | 45 PDF Downloads
Similar Articles with Keyword 'Modified Booth Multiplier'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 798 - 802Modified Booth Multiplier with FIR Filter
B. Sireesha, Diana Aloshius
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 993 - 996Digital Signal Processing Applications using Multiplier Technique in Fixed Point Arithmetic
V. Indhumaraghathavalli, S. Rajan
Similar Articles with Keyword 'partial product'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 798 - 802Modified Booth Multiplier with FIR Filter
B. Sireesha, Diana Aloshius
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 2094 - 2098Design of Advanced Configurable Radix-4 Booth Multiplier for Low Power and High Speed Applications
Sareddy Swathi, P. Sandhya Rani
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 1069 - 1074Design for Low Power Multiplier Based On Fixed Width Replica Redundancy Block & Compressor Trees
Mariya Stephen, Vrinda
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 741 - 743Digital Multipliers: A Review
Jyoti Sharma, Sachin Kumar
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2740 - 2744A New Approach for Faster and Size Efficient Signed Multiplier of 8bits
Monika Raghav, Rakesh Jain
Similar Articles with Keyword 'FIR'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 983 - 987Classification of Age from Facial Features of Humans
Poonam Shirode, S. M. Handore
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 992 - 995ASIC Design of Sample Rate Convertor
Roopa M, H. Sudha
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1772 - 1776Comparative Study of the Sinusoidal Oscillator by using Current Conveyor
Gargi Sharma, Jagandeep Kaur, Neeraj Gupta
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 755 - 760Power Allocation in OFDM-Based Cognitive Radio Systems
Dharmendra Verma, Gaurav Sharma
Dissertation Chapters, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 2463 - 2465Intelligent Training Aid
Ganesh Laxman Dake, R. M. Autee