International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 110

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 8, August 2014


Leakage Power Reduction in CMOS XOR Full Adder Using Power Gating With GDI Technique

Piyush Sharma, Ghanshyam Jangid


Abstract: As technology scales into the nanometre regime leakage current, active power, delay and area are becoming important metric for the analysis and design of complex arithmetic logic circuits. low leakage 1bit full adder cells are proposed for mobile application, gated-diffusion input (GDI) technique have been introduced for further reduction in power.


Keywords: Power gating, GDI, 1-bit full adder, Sequential circuit, sleep transistors


Edition: Volume 3 Issue 8, August 2014,


Pages: 1731 - 1733


How to Cite this Article?

Piyush Sharma, Ghanshyam Jangid, "Leakage Power Reduction in CMOS XOR Full Adder Using Power Gating With GDI Technique", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=2015837, Volume 3 Issue 8, August 2014, 1731 - 1733

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Power gating'

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 987 - 991

Wide Range Enable Level Shifter for Multi-Supply Voltage Designs

Puneet Patil, D Sheshachalam

Share this Article

Downloads: 118

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 845 - 851

Design of Low Power Voltage Controlled Ring Oscillator Using MTCMOS Technique

Neeta Yadav, Sakshi Gupta

Share this Article

Similar Articles with Keyword 'GDI'

Downloads: 110

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1205 - 1210

A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique

Pinninti Kishore, P. V. Sridevi, K. Babulu, K.S Pradeep Chandra

Share this Article

Downloads: 115

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1188 - 1190

Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits

M. Krishna Kumar, Prof. D. Shanthi Chelliah

Share this Article

Similar Articles with Keyword 'Sequential circuit'

Downloads: 111

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1427 - 1432

VHDL Implementation of Built in Generation of Functional Broadside Tests

N. A. Raju D., G. Sita Annapurna

Share this Article

Downloads: 113

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 741 - 743

Digital Multipliers: A Review

Jyoti Sharma, Sachin Kumar

Share this Article

Similar Articles with Keyword 'Power'

Downloads: 189 | Weekly Hits: ⮙1 | Monthly Hits: ⮙3

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 6, June 2021

Pages: 1505 - 1508

Design of Two Stage CMOS Operational Amplifier

Rahul Kumar

Share this Article

Similar Articles with Keyword 'gating'

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1104 - 1108

Power Reduction Approach in Combinational Circuit (Half and Full Subtractor)

Navendra Rawat, Rakesh Jain

Share this Article

Downloads: 111 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1681 - 1684

Optical Communication with Time Division Multiplexing (OTDM) and Hybrid WDM/OTDM PON

Arpana Mishra, Priyesh Mishra

Share this Article
Top