International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 8, August 2014

Design and Simulation of SPI Master / Slave Using Verilog HDL

T. Durga Prasad, B. Ramesh Babu

The object of this paper is to design and simulation of SPI (serial peripheral interface) master and slave using verilog HDL. The SPI (serial peripheral interface) is a kind of serial communication protocol. It transfers synchronous serial data in full duplex mode. The SPI is commonly used for communications between Integrated Circuits for communication with On-Board Peripherals. The SPI communicate in two modes master and slave. Where the master device generates serial clock and multiple slave devices are allowed with individual salve select lines. And the whole design is simulated and synthesized with Xilinx ISE design suite 13.2.

Keywords: SPI serial peripheral interface, Verilog HDL

Edition: Volume 3 Issue 8, August 2014

Pages: 1363 - 1365


How to Cite this Article?

T. Durga Prasad, B. Ramesh Babu, "Design and Simulation of SPI Master / Slave Using Verilog HDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=2015624, Volume 3 Issue 8, August 2014, 1363 - 1365

28 PDF Views | 25 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Verilog HDL'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1846 - 1849

Design of E2 Framer and Deframer

C. Sudhakar, Sri M. Madhu Babu

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 2826 - 2832

ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder

Raj Kishore Kumar, Vikram Kumar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2425 - 2430

Implementation of Core-Lock Mechanism as A Data Synchronization Method in Embedded Multi-Core Systems

Megha.S, Dr C R Byrareddy

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1772 - 1775

High Speed Implementation of Lifting Based Discrete Wavelet Transform (DWT) on FPGA

Priyanka, Suma Manjunath

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2700 - 2704

Design and Verification of Truncation-Error-Tolerant 8 Bit Signed-Multiplier

Shruti Verma, Rakesh Jain

Share this article
Top

To study the co relation of hs-CRP with HbA1C in patients of type 2 Diabetes mellitus.MethodsAn observational study was carried out in patients with Diabetes mellitus admitted in medicine ward and not suffering from any other inflammatory condition. The hs-CRP levels were measured by Behring Nephalometer analyser system and HbA1C was performed by high performance liquid chromatography. Result Out of 125 patients, 14 patients had low hs-CRP levels, 12 had intermediate and 99 had high hs-CRP levels. 21 patients had HbA1C levels of =6.5. It was observed that patients with higher HbA1C levels had higher hs-CRP levels.Conclusion In this study, hs-CRP levels correlated with HbA1C levels in type 2 diabetic patients.