International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014

Design of Modified Parallel Prefix Knowles Adder

Pawan Kumar, Jasbir Kaur

Parallel Prefix Adders plays a prominent role in Digital Combinational Circuits. The basic function of adder in ALU is addition that is also used in Multipliers which results in decrease or increase of Delay that depends on the architecture of adder. Area and power are another important factors which really makes the adder effective The high performance digital adders with reduced area and low power consumption is an important design constraint for modern advanced processors. So, low power adders are also a need for todays VLSI industry. This Paper discusses the design of novel design of 16 bit Parallel Prefix adder. This adder is a mixture of two types of adders i.e Brent Kung and Knowles adder. At last there is comparison of 8 and 16 bit Knowles, 8 and 16 bit Modified knowles adder that is our Proposed design our design shows better performance from that of parallel prefix knowles and kogge stone adder in terms of power, area and Combinational path delay.

Keywords: Modified Knowles adder, carry look ahead adder, Knowles adder, Parallel Prefix adder

Edition: Volume 3 Issue 7, July 2014

Pages: 199 - 201

Share this Article

How to Cite this Article?

Pawan Kumar, Jasbir Kaur, "Design of Modified Parallel Prefix Knowles Adder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=2014908, Volume 3 Issue 7, July 2014, 199 - 201

52 PDF Views | 40 PDF Downloads

Download Article PDF

Similar Articles with Keyword 'carry look ahead adder'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2204 - 2209

Comparative Analysis of Adders

Sakshi Gaur

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1301 - 1305

Domino CMOS Implementation of Power Optimized and High Performance CLA Adder

Kistipati Karthik Reddy, Jeeru Dinesh Reddy

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1079 - 1086

A Comparison of Different Fixed Width Multipliers Based On MLCP

Rima N, Nisha R

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booth?s Multiplier

Sarwagya Chaudhary

Share this Article

Similar Articles with Keyword 'Knowles adder'

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2339 - 2342

Delay Analysis of Parallel-Prefix Adders

Geeta Rani, Sachin Kumar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 199 - 201

Design of Modified Parallel Prefix Knowles Adder

Pawan Kumar, Jasbir Kaur

Share this Article

Similar Articles with Keyword 'Parallel Prefix adder'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1729 - 1733

Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S, Sukanya Sundaresh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 2826 - 2832

ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder

Raj Kishore Kumar, Vikram Kumar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 2029 - 2034

An Enhanced Residue Modular Multiplier for Cryptography

Vundela Sarada

Share this Article

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1292 - 1295

Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais, Zoonubiya Ali

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 199 - 201

Design of Modified Parallel Prefix Knowles Adder

Pawan Kumar, Jasbir Kaur

Share this Article



Top