International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014

Design and Verification of Truncation-Error-Tolerant 8 Bit Signed-Multiplier

Shruti Verma, Rakesh Jain

Multiplier is one of the essential element for microprocessors; digital signal processors etc. In this project; we had proposed architecture for high speed Truncation Multiplier Algorithm. In modern VLSI technology; the occurrence of all kinds of errors has always to be expected. There are some applications which accept small errors such as multimedia processing. Designing accurate circuit for these applications is waste of area/power. The proposed multiplier outperforms and provides significant improvement in power; area; and delay at the cost of little degrade in accuracy. In this paper; we designed and implemented a new high speed signed booth multiplier. We implemented 8 bit multiplier using the Radix -4 Booth Algorithm. The proposed multiplier reduces the partial product array due to which the area is minimized. This reduction in partial product increases the speed of the multiplier. For addition of partial product we use Ripple Binary Adder. The proposed multiplier is designed and implemented using verilog HDL in XILINX 9.2 version. Experimental results demonstrate that the proposed 8 bit approximate multiplier is 49.74 % faster and 77.83 % area efficient than conventional 8 bit signed multiplier.

Keywords: error-tolerant multiplier, Radix-4 booth multiplier, Ripple binary adder, Verilog, FPGA

Edition: Volume 3 Issue 6, June 2014

Pages: 2700 - 2704


How to Cite this Article?

Shruti Verma, Rakesh Jain, "Design and Verification of Truncation-Error-Tolerant 8 Bit Signed-Multiplier", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=2014877, Volume 3 Issue 6, June 2014, 2700 - 2704

32 PDF Views | 33 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Radix-4 booth multiplier'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2700 - 2704

Design and Verification of Truncation-Error-Tolerant 8 Bit Signed-Multiplier

Shruti Verma, Rakesh Jain

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 2094 - 2098

Design of Advanced Configurable Radix-4 Booth Multiplier for Low Power and High Speed Applications

Sareddy Swathi, P. Sandhya Rani

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 12, December 2016

Pages: 1648 - 1652

Design and Implementation of High Performance Multiplier Using HDL

Prajakta P. Chaure, G. D. Dalvi

Share this article



Similar Articles with Keyword 'Verilog'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 648 - 650

Design and Performance Analysis of Serial Peripheral Interface

Gaurav Anand, Shelly Gahlawat

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2099 - 2100

Improved 3D Display by Ghost Image Reduction Technique Using Verilog

Amirtha Virgin.A, Durga Devi.M

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2174 - 2176

Implementation of Enhanced Cache Controller with Multi-Sized Outputs

Sweety M Pinjani, Prof. V. B. Baru

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1572 - 1574

FPGA Implementation of AHB to APB Protocol

Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this article



Similar Articles with Keyword 'FPGA'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2430 - 2432

Development of Low Cost Smart Antenna System and its FPGA Implementation

Harshveer Singh Grewal, Paramveer Singh Gill

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1097 - 1100

FPGA Based Motor Control System Using PID Controller and Sigma-Delta ADC

Renny M. Roy, Indu M. G

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1064 - 1068

A Novel Architecture for High Quality Random Number Generation based on Enhanced WELL Method

Harigovind, Vinoj P.G.

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1572 - 1574

FPGA Implementation of AHB to APB Protocol

Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Share this article
Top