International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Recent evolution in physics and fabrication technology has led to new horizon in electronics; one such promising candidate is the Single Electronics Technology that attracted huge attention in both academics and industry. It represents a new class of electronics that precisely detect and control the transport of individual electron and thereby create Single Electron Devices for next generation electronics in nano regime. SETs are considered as the next generation electronics for post CMOS VLSI ICs because of unique principle of operation; quantized nature of carrier transport; ultra small size and low power dissipation like intrinsic properties. Researchers now aim to emphasize this technology in every sphere of life. The authors here take this opportunity to employ SETs in designing decision making sub-system which is not only novel in nature but simultaneously very fascinating but challenging act. The designed model is tested using Monte Carlo based simulation tools so that to investigate all possibilities of the decision making. Further its fabrication strategies were analyzed which revealed two significant drawbacks of the SET model. The authors surveyed the possible solutions and hence hybrid CMOS-SET model was considered for designing the same decision making model. The second designed model is unique of its kind because applying hybrid CMOS-SET model for decision making has not been reported much previously. The second model was also empirically tested on T-Spice and subsequently both the results were compared to achieve the best viability.

Keywords: SET, Hybrid CMOS-SET, T-SPICE, Decision making sub-system

Edition: Volume 3 Issue 6, June 2014

Pages: 2657 - 2661


How to Cite this Article?

Jayanta Gope, Aloke Raj Sarkar, "Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=2014820, Volume 3 Issue 6, June 2014, 2657 - 2661

26 PDF Views | 25 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'SET'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2180 - 2183

A Lightweight & Novel Approach for In-Network Aggregation in Wireless Sensor Networks

Sneha Gurnale, P. Malathi

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1155 - 1159

Development of Model to Identify the Factors for Risky Driving Behaviour by Analyzing EEG Waveform

Ashwini B. Sonulkar, Sanjay S. Wankhede

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 1928 - 1931

Comparative Analysis of OFDM Systems based on PAPR Reduction for Cyclic Shifted Partial Transmit Sequence and Conventional Partial Transmit Sequence for Different Shift Values Using different Modulation Schemes

Harshita Soni, Gaurav Gupta

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 558 - 561

Evaluation of Yarn Quality in Fabric using Image Processing Techniques

Kartik Bahl, Jagdev Singh Kainth

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2482 - 2487

Robust Recovery of Data in Multiple Sink Wireless Sensor Network

Jyothi.K, Sridhar K

Share this article



Similar Articles with Keyword 'T-SPICE'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 411 - 415

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Juliet Abraham, Dr. B. Paulchamy

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1843 - 1847

Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture

Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this article
Top