Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Recent evolution in physics and fabrication technology has led to new horizon in electronics; one such promising candidate is the Single Electronics Technology that attracted huge attention in both academics and industry. It represents a new class of electronics that precisely detect and control the transport of individual electron and thereby create Single Electron Devices for next generation electronics in nano regime. SETs are considered as the next generation electronics for post CMOS VLSI ICs because of unique principle of operation; quantized nature of carrier transport; ultra small size and low power dissipation like intrinsic properties. Researchers now aim to emphasize this technology in every sphere of life. The authors here take this opportunity to employ SETs in designing decision making sub-system which is not only novel in nature but simultaneously very fascinating but challenging act. The designed model is tested using Monte Carlo based simulation tools so that to investigate all possibilities of the decision making. Further its fabrication strategies were analyzed which revealed two significant drawbacks of the SET model. The authors surveyed the possible solutions and hence hybrid CMOS-SET model was considered for designing the same decision making model. The second designed model is unique of its kind because applying hybrid CMOS-SET model for decision making has not been reported much previously. The second model was also empirically tested on T-Spice and subsequently both the results were compared to achieve the best viability.

Keywords: SET, Hybrid CMOS-SET, T-SPICE, Decision making sub-system

Edition: Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Share this Article

How to Cite this Article?

Jayanta Gope, Aloke Raj Sarkar, "Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=2014820, Volume 3 Issue 6, June 2014, 2657 - 2661

116 PDF Views | 92 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'SET'

Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 750 - 753

A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning

Surya S Kumar, Dhanesh M S

Share this Article

Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019

Pages: 1419 - 1427

Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites

Raphael Nlend, Emmanuel Tonye

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1153 - 1157

Comparison of Fuzzy Logic and Neuro Fuzzy Air Purifying System

Tamsa, Amrit Kaur Bhullar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 7, July 2020

Pages: 576 - 579

Software Loading and Testing Facility for DMC

V. Abinaya, Girish H.

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1263 - 1271

Energy Audit of an Existing Building: Cooling Load Approach

Divya Jain

Share this Article

Similar Articles with Keyword 'T-SPICE'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1843 - 1847

Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture

Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 868 - 872

Study and Analysis of Small Signal Parameters, Slew Rate and Power Dissipation of Bipolar Junction Transistor and Complementary MOS Amplifiers With and Without Negative Feedback Using T-Spice

Kumar Rishi, Nidhi Goyal

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 873 - 876

Study and Analysis of Power Dissipation and Different Operational Amplifier (Op-Amp) Parameters of BJT (741) Op-Amp and CMOS Op-Amp Using T-SPICE

Ashish Kumar Singh, Nidhi Goyal

Share this Article
Top