International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064



Downloads: 131

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014


Verification of I2C Master Core using SystemVerilog-UVM

T Tarun Kumar | CY Gopinath


Abstract: This paper contracts the reusability of the I2C Bus protocol under various design environments; and by following Universal Verification Methodology (UVM) we can test the design and its functionality in these environments. The RTL design of I2C is open source and is obtained from Opencore. org; and its functional verification is carried by self; using SystemVerilog and UVM. The main advantage of this type of methodology is it does not interfere with the DUT and it is reusable with little or no modification. The design and verification in UVM is carried out on Mentor Graphics Questasim 10c. The coverage so obtained is 100 % for assertion based coverage and 90.15 % functional coverage using SV (SystemVerilog). The total coverage so obtained is 95.07 %.


Keywords: I2C, SystemVerilog, UVM, Functional Verification, Coverage, Assertion


Edition: Volume 3 Issue 6, June 2014,


Pages: 2042 - 2046


How to Download this Article?

Type your Email Address Below, Click Anywhere Outside the Box, That will Activate the Download Button




How to Cite this Article?

T Tarun Kumar, CY Gopinath, "Verification of I2C Master Core using SystemVerilog-UVM", International Journal of Science and Research (IJSR), Volume 3 Issue 6, June 2014, pp. 2042-2046, https://www.ijsr.net/get_abstract.php?paper_id=2014676



Similar Articles with Keyword 'I2C'

Downloads: 121

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1897 - 1900

Design of I2C Single Master Using Verilog

Shivani Mehrotra | Nisha Charaya

Share this Article

Downloads: 129

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 2125 - 2128

ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit

Prabhakar. K | Gowda. R. M. C.

Share this Article


Top