International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014

An Efficient High Speed Convolution Encoder and Viterbi Decoder

Chandan Nagraj, S Muralinarasimham

The main aim of the project is execution of convolution encoder and Viterbi decoder by applying HDL (Verilog) coding. The overall objective is to clearly understand in depth the convolution encoder and Viterbi Decoder model; to evaluate the basic functionalities and steps involved in the process; through HDL code and finally to critically analyze the results obtained through HDL code. The main purpose of this study is to yield the gains obtained by the developers with the usage of convolution encoder and Viterbi decoder. Here; we make use of HDL code in order to implement the both encoder and decoder in a simpler way so that we can achieve faster operation. Convolutional codes are non-blocking codes that can be designed to either error detecting or correcting. Convolution coding has been used in communication systems including deep space communication and wireless communication. At the receiver end the original message sequence is obtained from the received data using Viterbi decoder; by making use of trellis diagram. This project helps the students related to the communications and also it helps the people who are in the field of encoders and decoders as it is one of the efficient methods for reducing the errors while communication procedure is in advance.

Keywords: HDL, Verilog, Convolution encoder, Viterbi decoder, trellis diagram

Edition: Volume 3 Issue 6, June 2014

Pages: 1474 - 1478


How to Cite this Article?

Chandan Nagraj, S Muralinarasimham, "An Efficient High Speed Convolution Encoder and Viterbi Decoder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=2014554, Volume 3 Issue 6, June 2014, 1474 - 1478

31 PDF Views | 35 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'HDL'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1846 - 1849

Design of E2 Framer and Deframer

C. Sudhakar, Sri M. Madhu Babu

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1603 - 1606

Convolutional Encoder

Mohini Lade, Dr. N. N. Mhala, Prof. S. M. Sakhare

Share this article

Research Paper, Electronics & Communication Engineering, Egypt, Volume 5 Issue 4, April 2016

Pages: 2089 - 2093

Design of Switched Resistor ?? ADC Using VHDL-AMS Tool

Ahmed Osman Hamaad, Mohyldin A. Abo-Elsoud, A. M. Abo-Talib

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2837 - 2839

Types of Three Filter Banks in FPGA

Tasneem Kausar

Share this article



Similar Articles with Keyword 'Verilog'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1846 - 1849

Design of E2 Framer and Deframer

C. Sudhakar, Sri M. Madhu Babu

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave, Hari Krishna Moorthy

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1350 - 1355

Implementation, Simulation and Synthesis of RSA Cryptosystem

Rafeek Alas, Dr. Kiran Bailey

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2099 - 2100

Improved 3D Display by Ghost Image Reduction Technique Using Verilog

Amirtha Virgin.A, Durga Devi.M

Share this article



Similar Articles with Keyword 'Convolution encoder'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1603 - 1606

Convolutional Encoder

Mohini Lade, Dr. N. N. Mhala, Prof. S. M. Sakhare

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 735 - 739

Design and Implementation of Convolutional Encoder and Parallel Processing Viterbi Decoder Using Verilog

Vinay.B.K, Sunil.M.P

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1474 - 1478

An Efficient High Speed Convolution Encoder and Viterbi Decoder

Chandan Nagraj, S Muralinarasimham

Share this article



Similar Articles with Keyword 'Viterbi decoder'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 2, February 2014

Pages: 392 - 396

Design of Low Power Novel Viterbi Decoder Using Multiple Threshold CMOS Logic

B. Vijayapriya, B. M. Prabhu

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 735 - 739

Design and Implementation of Convolutional Encoder and Parallel Processing Viterbi Decoder Using Verilog

Vinay.B.K, Sunil.M.P

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 6, June 2013

Pages: 133 - 136

Performance of Turbo Encoder and Turbo Decoder Using MIMO Channel

Sneha Bhanubhai Patel, Mary Grace Shajan

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 773 - 777

Distributed Speech Recognition HMM Modelling

Gauri A. Deshpande, Pallavi S. Deshpande

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 24 - 28

Implementation of Adaptive Viterbi Decoder for Wireless Communication

Rupali Dhobale, Kalyani Ghate, Nikhil Pimpalgaonkar, R. B. Khule

Share this article
Top