A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 109 | Monthly Hits: ⮙10

Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

The discrete wavelet transform is used extensively in many fields, such as pattern recognition, image compression, speech analysis etc. because of its capability of decomposing a signal at multiple resolution levels. The 2-D Discrete Wavelet Transform is an operation through which a 2-D signal is successively decomposed in a spatial multi resolution domain by using low pass and high pass FIR filters along each of the dimensions. In this paper, we design and propose a scheme for high speed pipeline VLSI architecture for the computation of the 2-D discrete wavelet transform. Here the main focus is to develop an architecture that provides a high operating frequency and a small number of clock cycles along with efficient hardware utilization. This is done by maximizing the inter-stage and intra-stage computational parallelism for the pipeline. The inter-stage parallelism is improved by optimally mapping the computational task of multi decomposition levels to the stages of the pipeline and then synchronizing their operations. The intra-stage parallelism is improved by dividing the 2-D filtering operation into four subtasks that can be performed independently in parallel. In order validate the proposed scheme, the code is written for 8x8 input values, simulated, and implemented in FPGA for the 2-D DWT computation.

Keywords: Discrete wavelet transform, pattern recognition, FIR filter, parallel architecture, field programmable gate array

Edition: Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

Share this Article

How to Cite this Article?

Harshitha S, Gopalakrishna K, "A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141294, Volume 3 Issue 7, July 2014, 1391 - 1397

Enter Your Registered Email Address





Similar Articles with Keyword 'Discrete wavelet transform'

Downloads: 95 | Weekly Hits: ⮙1 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2276 - 2281

Skin based Data hiding in Images by Using Haar and db2 DWT Techniques

Swapnali Zagade, Smita Bhosale

Share this Article

Downloads: 102 | Weekly Hits: ⮙3 | Monthly Hits: ⮙12

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1827 - 1829

Enhancement of Speech Signal Corrupted by Impulsive Noise Using Rank Order Mean

Arun Kumar Singh, Prof. Neelam Srivastava, Er. Piyush Singh

Share this Article

Downloads: 107 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2159 - 2163

Performance Analysis of Multi-Carrier Modulation Techniques Using FFT, DWT and DT-WPT

Chitakani Ravi Kishore, Gadhe Jayanth Reddy, Murali Mohan K.V

Share this Article

Downloads: 107 | Weekly Hits: ⮙4

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2837 - 2839

Types of Three Filter Banks in FPGA

Tasneem Kausar

Share this Article

Downloads: 109 | Monthly Hits: ⮙10

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article

Similar Articles with Keyword 'pattern recognition'

Downloads: 107 | Weekly Hits: ⮙2 | Monthly Hits: ⮙9

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2156 - 2161

Analytical Review of Feature Extraction Technique for Automatic Speech Recognition

Sonam Pal, Jaikaran Singh

Share this Article

Downloads: 108 | Weekly Hits: ⮙2 | Monthly Hits: ⮙11

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1108 - 1112

Neuromorphic Circuits and its Various Applications: A Survey

Dayana Mathew, Jayesh George

Share this Article

Downloads: 109 | Monthly Hits: ⮙10

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article

Downloads: 110 | Weekly Hits: ⮙2 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2689 - 2693

Design and Development of Gyroscope Based Vehicle Movement Pattern Recognition System

G. Samba Siva Rao, P. Sandeep, V. Naveen Kumar

Share this Article

Downloads: 119 | Weekly Hits: ⮙5 | Monthly Hits: ⮙11

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 286 - 291

Efficient Clothing Pattern Recognition for Blind People Using SVM Classifier

V. Subbarayudu, Dr. D. Vishnu Vardhan

Share this Article

Similar Articles with Keyword 'FIR filter'

Downloads: 98 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Downloads: 101 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Downloads: 107 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1882 - 1886

Memory Optimization in Adaptive FIR Filter Using APC-OMS

E. Suruthi, D. Sowmiya

Share this Article

Downloads: 108 | Weekly Hits: ⮙5

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 580 - 587

Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar, Ghanshyam Jangid

Share this Article

Downloads: 109 | Monthly Hits: ⮙10

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article

Similar Articles with Keyword 'parallel architecture'

Downloads: 106 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1185 - 1187

High performance Radix-4 FFT using Parallel Architecture

Pooja Swamy, R. Pavan Kumar

Share this Article

Downloads: 109 | Monthly Hits: ⮙10

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article

Downloads: 109 | Weekly Hits: ⮙5 | Monthly Hits: ⮙14

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2202 - 2204

FPGA Implementation of Motion Feature Extraction Employing Pipelined Architecture

M. Nivethitha, B. Venkataramanaiah

Share this Article

Downloads: 110 | Weekly Hits: ⮙6

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1699 - 1704

Algebraic Integer based 2-D DCT Computation using Single Channel Architecture

B. Uday, P. Apsar

Share this Article

Similar Articles with Keyword 'field programmable gate array'

Downloads: 101 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Downloads: 103 | Weekly Hits: ⮙2 | Monthly Hits: ⮙16

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Downloads: 106 | Weekly Hits: ⮙6 | Monthly Hits: ⮙12

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1489 - 1492

Review on Design of PWM Controller Using FPGA

Sneha Kirnapure, Vijay R. Wadhankar

Share this Article

Downloads: 108 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2689 - 2691

VLSI Implementation of 2048 Point FFT

Zena Vatsa, Sumaya

Share this Article

Downloads: 109 | Monthly Hits: ⮙10

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article



Top