International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 121

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014


Implementation of Area Efficient Multiplexer Based Cordic

M. Madhava Rao | G. Suresh [2]


Abstract: In this paper the efficacy of this approach is studied for the implementation on FPGA. For this study, both non pipelined and 2 level pipelined CORDIC with 8 stages and using two schemes one using adders in all the stages and another using multiplexers in the second and third stages. A 16 bit CORDIC for generating the sine/cosine functions is implemented using all the four schemes on both Xilinx Virtex 6 FPGA (XC6VLX240) and Altera Cyclone II FPGA (EP2C20F484C7). From the implementation results, it is found that the non pipelined and pipelined CORDICs using multiplexer requires 1.6, 1.4 times lower area in Xilinx FPGA and 1.8, 1.6 times lower area in Altera FPGA than that using only adders. This is achieved without reduction in speed. It has also been observed that pipeline CORDIC reduces the number of resources by 7.5 % as compared to original CORDIC. In addition to it power dissipation in pipeline CORDIC has also been reduced by 6.75 % as compared to original CORDIC.


Keywords: CORDIC, rotation mode, multiplexer, pipelining, FPGA


Edition: Volume 3 Issue 7, July 2014,


Pages: 1224 - 1228

Implementation of Area Efficient Multiplexer Based Cordic


How to Cite this Article?

M. Madhava Rao, G. Suresh, "Implementation of Area Efficient Multiplexer Based Cordic", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=20141199, Volume 3 Issue 7, July 2014, 1224 - 1228, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'CORDIC'

Downloads: 105

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave | Hari Krishna Moorthy [2]

Share this Article

Downloads: 109

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2519 - 2526

Efficient Implementation of Reconfigurable MIMO Decoder Architecture

Teena Philip | S. Suresh Babu [4]

Share this Article


Top