Comparative Studies | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014
Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot
Power consumption has emerged as a primary design constraint for today VLSI integrated circuits (ICs). AS per reducing Technology, mostly Nanometer technology regime, leakage power has become a major component of total power. Full adder is the basic functional unit of an ALU. The power consumption of a processor is lowered by lowering the power consumption of an ALU. In this paper we introduced low power consume one-bit full adders, including the most motivating of those are analyzed and compared for speed, leakage power, and leakage current. The simulation has been carried out on a Cadence environment virtuoso tool using a 0.45-m technology
Keywords: VLSI, CMOS, Full Adder, leakage current, process invariance and circuit invariance
Edition: Volume 3 Issue 7, July 2014
Pages: 764 - 767
How to Cite this Article?
Umashankar Dhepra, Rajkumar Gehlot, "Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141136, Volume 3 Issue 7, July 2014, 764 - 767
98 PDF Views | 78 PDF Downloads
Similar Articles with Keyword 'VLSI'
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013
Pages: 264 - 267Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier
Sarwagya Chaudhary
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2561 - 2564Statistical Simulation for BIST Architecture using Cognitive Principles
Shradha Khemka
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2313 - 2315Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications
Supriya S. Garade, P. R. Badadapure
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1097 - 1102A Survey on an VLSI Based Data Transfer Schemes
Saiju Lukose, Gnana Sheela K
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2202 - 2204FPGA Implementation of Motion Feature Extraction Employing Pipelined Architecture
M. Nivethitha, B. Venkataramanaiah
Similar Articles with Keyword 'CMOS'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 481 - 483Communication of Multi Mobile-Robots Based On ZigBee Network
Taskeen Sultana, Zeenath
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 257 - 260Low Phase Noise Ring Oscillator Using Current Steering Technique
G. Gopal, Sri M. Madhusudhan Reddy
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 671 - 674A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology
Bharti D.Chaudhari, Priyesh P. Gandhi
Research Paper, Electronics & Communication Engineering, Sudan, Volume 3 Issue 7, July 2014
Pages: 1756 - 1759Verification of a Readout Design for Multiple Energy Discrimination working in Single Photon Processing Pixel Array
Suliman Abdalla, Bengt Oelmman, Amin Babiker
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1205 - 1210A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique
Pinninti Kishore, P. V. Sridevi, K. Babulu, K.S Pradeep Chandra
Similar Articles with Keyword 'Full Adder'
Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 764 - 767Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 2204 - 2209Comparative Analysis of Adders
Sakshi Gaur
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 2383 - 2388Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay
Dr. S.R.P. Sinha, Namita Tiwari
Similar Articles with Keyword 'leakage current'
Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 764 - 767Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1597 - 1602Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
Vema Vishnu Priya, G.Ramesh
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1043 - 1047Complementary Metal-Oxide Semiconductor: A Review
Komal Rohilla, Ritu Pahwa, Shaifali Ruhil
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 11, November 2017
Pages: 2142 - 2145Novel Design of Low Power Nonvolatile 10T1R SRAM Cell
Vani Tripathi, Bhawna Trivedi
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 7 Issue 1, January 2018
Pages: 1367 - 1371Reduction of Current Collapse and Leakage Current in AlGaN/GaN Double Channel HEMT
Sarita Gangwar