Downloads: 108
Comparative Studies | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014
Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra | Rajkumar Gehlot
Abstract: Power consumption has emerged as a primary design constraint for today VLSI integrated circuits (ICs). AS per reducing Technology, mostly Nanometer technology regime, leakage power has become a major component of total power. Full adder is the basic functional unit of an ALU. The power consumption of a processor is lowered by lowering the power consumption of an ALU. In this paper we introduced low power consume one-bit full adders, including the most motivating of those are analyzed and compared for speed, leakage power, and leakage current. The simulation has been carried out on a Cadence environment virtuoso tool using a 0.45-m technology
Keywords: VLSI, CMOS, Full Adder, leakage current, process invariance and circuit invariance
Edition: Volume 3 Issue 7, July 2014,
Pages: 764 - 767
Similar Articles with Keyword 'VLSI'
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021
Pages: 122 - 125Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M | Dr. Kiran V [3]
Downloads: 54 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021
Pages: 143 - 150VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem
Ragi R G | Jayaraj U Kidav | Roshith K