International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014

Area and Delay Analysis of Modulo 2n ? 1 Adder Subtractor Using Prefix Adder on Weighted One and Diminished-1

Kishore Kunal, Ghanshyam Jangid

Arithmetic architectures for modulo 2n+1 and 2n-1 adders and Subtractor are introduced in this paper. The first one is built around a sparse carry computation unit that computes only some of the carries of the modulo 2n + 1 and 2n-1 addition. Second is Apart from addition a 2s compliment methodology has been introduced fro subtraction concept.The results are focusing on area and timing delay. These results is also being comparing in diminished-1 and weighted one for the individually adder and Sub-tractor and, while maintaining a high operation speed.

Keywords: Residue number system, Parallel Algorithm, Modular arithmetic, Weighted one, diminished-1

Edition: Volume 3 Issue 7, July 2014

Pages: 925 - 929


How to Cite this Article?

Kishore Kunal, Ghanshyam Jangid, "Area and Delay Analysis of Modulo 2n ? 1 Adder Subtractor Using Prefix Adder on Weighted One and Diminished-1", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141115, Volume 3 Issue 7, July 2014, 925 - 929

22 PDF Views | 26 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Residue number system'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1729 - 1733

Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S, Sukanya Sundaresh

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 2029 - 2034

An Enhanced Residue Modular Multiplier for Cryptography

Vundela Sarada

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 925 - 929

Area and Delay Analysis of Modulo 2n ? 1 Adder Subtractor Using Prefix Adder on Weighted One and Diminished-1

Kishore Kunal, Ghanshyam Jangid

Share this article

Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1590 - 1592

A Survey on Implementation of Random Number Generator in FPGA

Pallavi Bhaskar, Prof. P. D. Gawande

Share this article



Similar Articles with Keyword 'Parallel Algorithm'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 925 - 929

Area and Delay Analysis of Modulo 2n ? 1 Adder Subtractor Using Prefix Adder on Weighted One and Diminished-1

Kishore Kunal, Ghanshyam Jangid

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 580 - 587

Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar, Ghanshyam Jangid

Share this article



Similar Articles with Keyword 'Modular arithmetic'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 2029 - 2034

An Enhanced Residue Modular Multiplier for Cryptography

Vundela Sarada

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 925 - 929

Area and Delay Analysis of Modulo 2n ? 1 Adder Subtractor Using Prefix Adder on Weighted One and Diminished-1

Kishore Kunal, Ghanshyam Jangid

Share this article
Top