Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 6, June 2014
Low Power Circuit Design Using Positive Feedback Adiabatic Logic
Arjun Mishra | Neha Singh 
Abstract: This paper presents an adiabatic logic family called positive feedback adiabatic logic circuits (PFAL). There is power reduction due to energy recovery in the recovery phase of the clock supply. The power dissipation comparison with the static CMOS logic is performed. The simulation is performed on cadence virtusuo using 180nm CMOS technology. The result shows that power reduction of 50 % to 70 % can be achieved over static CMOS within a practical operating frequency range.
Keywords: Adiabatic, CMOS, PFAL, ECRL, N-MOS, P-MOS
Edition: Volume 3 Issue 6, June 2014,
Pages: 43 - 45
Similar Articles with Keyword 'Adiabatic'
A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj | Vishal Moyal 
Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic
C. S. Harmya Sreeja | N. Sri Krishna Yadav