International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064




Downloads: 109 | Views: 119

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014


Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar | Ghanshyam Jangid [6]


Abstract: Power consumption and speed are the two main performance criterion of any circuit in VLSI system design. A multiplier and adder play an important role in VLSI technology. A circuit performance is usually explained by the performance of adder and multiplier. In digital circuit serial and parallel multiplier are used for the operation. As a result, multipliers with optimized area & speed have been designed with fully parallel algorithms. Low-power design led directly to the portable device uptime. Therefore, low power multiplier design has been in an important part of the low power VLSI system design.


Keywords: Power consumption, speed, Radix-2 multiplier, Radix-4 multiplier, FIR filter, FFT algorithm


Edition: Volume 3 Issue 7, July 2014,


Pages: 580 - 587


How to Download this Article?

Type Your Email Address below to Download the Article PDF


How to Cite this Article?

Sushant Shekhar, Ghanshyam Jangid, "Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL", International Journal of Science and Research (IJSR), Volume 3 Issue 7, July 2014, pp. 580-587, https://www.ijsr.net/get_abstract.php?paper_id=20141082



Similar Articles with Keyword 'Power consumption'

Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri | Syed Sazad [2]

Share this Article

Downloads: 0

Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022

Pages: 966 - 969

High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology

S. Sivashankari

Share this Article



Top