Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014
Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
Power consumption and speed are the two main performance criterion of any circuit in VLSI system design. A multiplier and adder play an important role in VLSI technology. A circuit performance is usually explained by the performance of adder and multiplier. In digital circuit serial and parallel multiplier are used for the operation. As a result, multipliers with optimized area & speed have been designed with fully parallel algorithms. Low-power design led directly to the portable device uptime. Therefore, low power multiplier design has been in an important part of the low power VLSI system design.
Keywords: Power consumption, speed, Radix-2 multiplier, Radix-4 multiplier, FIR filter, FFT algorithm
Edition: Volume 3 Issue 7, July 2014
Pages: 580 - 587
How to Cite this Article?
Sushant Shekhar, Ghanshyam Jangid, "Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141082, Volume 3 Issue 7, July 2014, 580 - 587
45 PDF Views | 44 PDF Downloads
Similar Articles with Keyword 'Power consumption'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1887 - 1890Design and Implementation of Argo And Falp Method on NOC and Their Analysis
A. Chezhiyan, M. R. Mahalakshmi
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 1272 - 1276Low Power, Low Voltage 95.1-dB Linear Variable Gain Amplifier with Diode Connected Load
Pashupati Nath Jha, Vinod Kapse
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 1870 - 1873Design and Implementation of Content Addressable Memory (CAM) Architecture
Megha Gupta, Vipin Kumar Gupta
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1713 - 1716Systematic Approach of Low Power Truncation-Error-Tolerant (TET) Adder
Khiali Pooja Sen, Vishal G. Puranik
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
Similar Articles with Keyword 'speed'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 2257 - 2262VLSI Implementation of an Optical OFDM Transmitter Using 180nm Technology
Arunlal.K.S, Saravanan.V
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1843 - 1847Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture
Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 1870 - 1873Design and Implementation of Content Addressable Memory (CAM) Architecture
Megha Gupta, Vipin Kumar Gupta
Similar Articles with Keyword 'Radix-4 multiplier'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2740 - 2744A New Approach for Faster and Size Efficient Signed Multiplier of 8bits
Monika Raghav, Rakesh Jain
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 580 - 587Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
Similar Articles with Keyword 'FIR filter'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 798 - 802Modified Booth Multiplier with FIR Filter
B. Sireesha, Diana Aloshius
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1882 - 1886Memory Optimization in Adaptive FIR Filter Using APC-OMS
E. Suruthi, D. Sowmiya
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 2342 - 2351VLSI Implementation of Discrete Wavelet Transform Using Systolic Array Architecture for Daubechies3 Wavelet
Rashmi Patil, Dr. M. T. Kolte
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 455 - 458Design of Parallel Linear Phase FIR Digital Filter of Odd Length based on Fast FIR Algorithm
Md Raju Ali, Jobbin Abraham Ben
Dissertation Chapters, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 288 - 292An Opposition based Harmony Search Approach for Performance Improvement in Linear FIR Filter Design
Dharmendra, Nitin Jain
Similar Articles with Keyword 'FFT algorithm'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 580 - 587Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1041 - 1043Implementation of High Throughput Radix-16 FFT Algorithm
K. Swetha Sree, T. Lakshmi Narayana
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1185 - 1187High performance Radix-4 FFT using Parallel Architecture
Pooja Swamy, R. Pavan Kumar