Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014

Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar, Ghanshyam Jangid

Power consumption and speed are the two main performance criterion of any circuit in VLSI system design. A multiplier and adder play an important role in VLSI technology. A circuit performance is usually explained by the performance of adder and multiplier. In digital circuit serial and parallel multiplier are used for the operation. As a result, multipliers with optimized area & speed have been designed with fully parallel algorithms. Low-power design led directly to the portable device uptime. Therefore, low power multiplier design has been in an important part of the low power VLSI system design.

Keywords: Power consumption, speed, Radix-2 multiplier, Radix-4 multiplier, FIR filter, FFT algorithm

Edition: Volume 3 Issue 7, July 2014

Pages: 580 - 587

Share this Article

How to Cite this Article?

Sushant Shekhar, Ghanshyam Jangid, "Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141082, Volume 3 Issue 7, July 2014, 580 - 587

45 PDF Views | 44 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Power consumption'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1887 - 1890

Design and Implementation of Argo And Falp Method on NOC and Their Analysis

A. Chezhiyan, M. R. Mahalakshmi

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 1272 - 1276

Low Power, Low Voltage 95.1-dB Linear Variable Gain Amplifier with Diode Connected Load

Pashupati Nath Jha, Vinod Kapse

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1870 - 1873

Design and Implementation of Content Addressable Memory (CAM) Architecture

Megha Gupta, Vipin Kumar Gupta

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1713 - 1716

Systematic Approach of Low Power Truncation-Error-Tolerant (TET) Adder

Khiali Pooja Sen, Vishal G. Puranik

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this Article

Similar Articles with Keyword 'speed'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2257 - 2262

VLSI Implementation of an Optical OFDM Transmitter Using 180nm Technology

Arunlal.K.S, Saravanan.V

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1843 - 1847

Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture

Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1870 - 1873

Design and Implementation of Content Addressable Memory (CAM) Architecture

Megha Gupta, Vipin Kumar Gupta

Share this Article

Similar Articles with Keyword 'Radix-4 multiplier'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2740 - 2744

A New Approach for Faster and Size Efficient Signed Multiplier of 8bits

Monika Raghav, Rakesh Jain

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 580 - 587

Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar, Ghanshyam Jangid

Share this Article

Similar Articles with Keyword 'FIR filter'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 798 - 802

Modified Booth Multiplier with FIR Filter

B. Sireesha, Diana Aloshius

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1882 - 1886

Memory Optimization in Adaptive FIR Filter Using APC-OMS

E. Suruthi, D. Sowmiya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2342 - 2351

VLSI Implementation of Discrete Wavelet Transform Using Systolic Array Architecture for Daubechies3 Wavelet

Rashmi Patil, Dr. M. T. Kolte

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 455 - 458

Design of Parallel Linear Phase FIR Digital Filter of Odd Length based on Fast FIR Algorithm

Md Raju Ali, Jobbin Abraham Ben

Share this Article

Dissertation Chapters, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 288 - 292

An Opposition based Harmony Search Approach for Performance Improvement in Linear FIR Filter Design

Dharmendra, Nitin Jain

Share this Article

Similar Articles with Keyword 'FFT algorithm'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 580 - 587

Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar, Ghanshyam Jangid

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1041 - 1043

Implementation of High Throughput Radix-16 FFT Algorithm

K. Swetha Sree, T. Lakshmi Narayana

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1185 - 1187

High performance Radix-4 FFT using Parallel Architecture

Pooja Swamy, R. Pavan Kumar

Share this Article
Top