Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014
Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
Power consumption and speed are the two main performance criterion of any circuit in VLSI system design. A multiplier and adder play an important role in VLSI technology. A circuit performance is usually explained by the performance of adder and multiplier. In digital circuit serial and parallel multiplier are used for the operation. As a result, multipliers with optimized area & speed have been designed with fully parallel algorithms. Low-power design led directly to the portable device uptime. Therefore, low power multiplier design has been in an important part of the low power VLSI system design.
Keywords: Power consumption, speed, Radix-2 multiplier, Radix-4 multiplier, FIR filter, FFT algorithm
Edition: Volume 3 Issue 7, July 2014
Pages: 580 - 587
How to Cite this Article?
Sushant Shekhar, Ghanshyam Jangid, "Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141082, Volume 3 Issue 7, July 2014, 580 - 587
105 PDF Views | 90 PDF Downloads
Similar Articles with Keyword 'Power consumption'
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1180 - 1185A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line
A.Ashwini, H. Shravan Kumar
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 257 - 260Low Phase Noise Ring Oscillator Using Current Steering Technique
G. Gopal, Sri M. Madhusudhan Reddy
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1477 - 1481Design and Implementation of Rijindael?s Encryption and Decryption Algorithm using NIOS-II Processor
Monika U. Jaiswal, Nilesh A. Mohota
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 1040 - 1043Energy Optimization Mechanism for Mobile Terminals using Vertical Handoff between Heterogeneous Networks
K. Basava Tirumula, M. Ramakrishna
Similar Articles with Keyword 'speed'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1042 - 1046Renovated 32 Bit ALU Using Hybrid Techniques
Manju Davis, Uma N
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 779 - 782High Speed Advanced Encryption Standard Using Pipelining
Mradul Upadhyay, Utsav Malviya
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 8, August 2016
Pages: 1536 - 1538An Electronic Improvisation Embedded Technology in Automobiles for Run-of-Roads
Chilumula Sudheer Kumar, Ch. Kalyani
Similar Articles with Keyword 'Radix-4 multiplier'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2740 - 2744A New Approach for Faster and Size Efficient Signed Multiplier of 8bits
Monika Raghav, Rakesh Jain
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 580 - 587Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
Similar Articles with Keyword 'FIR filter'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1660 - 1662A Novel Window Function for Designing FIR Low Pass and Band Pass Filter
R. Sivarajan, B. Elango
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2468 - 2472VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture
Ghanshyam A. Chune, Vijay Bagdi
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1882 - 1886Memory Optimization in Adaptive FIR Filter Using APC-OMS
E. Suruthi, D. Sowmiya
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1779 - 1783Low Power Variable Latency Multiplier With AH Logic
Roobitha Nujum, Jini Cheriyan
Similar Articles with Keyword 'FFT algorithm'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1185 - 1187High performance Radix-4 FFT using Parallel Architecture
Pooja Swamy, R. Pavan Kumar
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 580 - 587Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1041 - 1043Implementation of High Throughput Radix-16 FFT Algorithm
K. Swetha Sree, T. Lakshmi Narayana