International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Reversible computation emerged as a result of the utilization of quantum mechanics principles in the development of a universal computing machine. Reversible computing has a strong impact on digital logic designs. Reversible logic units are required to recover the state of inputs from its outputs. It will have an impact on instruction sets and high-level programming languages as well. Finally, these will also have to be reversible to produce optimal efficiency. Upcoming advancements in reversible logic allow new methods for computer architectures using improved quantum computer algorithms. Important contributions have been made in the literature based on the design of reversible logic gate structures and arithmetic units, however, there are not many efforts directed towards the design of reversible ALUs. In this work, novel programmable reversible logic gates are presented and utilized, and its implementation in the design of a reversible Arithmetic Logic Unit is illustrated. Using 1 bit ALU, an 8 bit ALU has been designed and verified. This proposed 8 bit ALU is also compared against the existing 8 bit ALU with reference to few important parameters such as power dissipation and propagation delay. The major advantage of proposed ALU is the increased number of operations with certain number of select inputs with low power consumption. This ALU can be utilized in low power VLSI design, nanotechnology, quantum computing and optical computing

Keywords: Quantum computing, Reversible logic structures, Arithmetic logic unit, VLSI, Low power dissipation

Edition: Volume 3 Issue 7, July 2014

Pages: 901 - 904


How to Cite this Article?

Vijay G. Roy, P. R. Indurkar, D. M. Khatri, "Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141005, Volume 3 Issue 7, July 2014, 901 - 904

28 PDF Views | 25 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Quantum computing'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 64 - 68

Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic

Sunil Thomas Paul, M. Rajmohan

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 67 - 70

Design and Implementation of Low Power 32 bit Reversible Carry Skip Adder

Rewati D. Gatfane, Manisha Waje

Share this article



Similar Articles with Keyword 'Arithmetic logic unit'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2869 - 2874

A Review Study on High Speed Adder for Image Processing Applications

Parul Jaiswal, Rahul Gedam

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016

Pages: 1554 - 1558

Ultra Low Power Design of Combinational Logic Circuits

M. Shyam Sundar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booth?s Multiplier

Sarwagya Chaudhary

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 1831 - 1837

Low Power-Delay Design of 4-Bit ALU Using GDI Technique and Its Comparison

Sukesh B Pednekar, Sheela Kore

Share this article



Similar Articles with Keyword 'VLSI'

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2313 - 2315

Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications

Supriya S. Garade, P. R. Badadapure

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2561 - 2564

Statistical Simulation for BIST Architecture using Cognitive Principles

Shradha Khemka

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1713 - 1716

Systematic Approach of Low Power Truncation-Error-Tolerant (TET) Adder

Khiali Pooja Sen, Vishal G. Puranik

Share this article



Similar Articles with Keyword 'Low power dissipation'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2383 - 2388

Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay

Dr. S.R.P. Sinha, Namita Tiwari

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 930 - 934

Design and Implementation of Adiabatic Logic for Low Power Application

Vijendra Pratap Singh, Dr. S. R. P. Sinha

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 2, February 2017

Pages: 1658 - 1662

Comparative Analysis of CMOS Comparator for A-D Converter at 1um and 45 nm Technology Nodes

M. Nizamuddin

Share this article
Top