Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 107

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Reversible computation emerged as a result of the utilization of quantum mechanics principles in the development of a universal computing machine. Reversible computing has a strong impact on digital logic designs. Reversible logic units are required to recover the state of inputs from its outputs. It will have an impact on instruction sets and high-level programming languages as well. Finally, these will also have to be reversible to produce optimal efficiency. Upcoming advancements in reversible logic allow new methods for computer architectures using improved quantum computer algorithms. Important contributions have been made in the literature based on the design of reversible logic gate structures and arithmetic units, however, there are not many efforts directed towards the design of reversible ALUs. In this work, novel programmable reversible logic gates are presented and utilized, and its implementation in the design of a reversible Arithmetic Logic Unit is illustrated. Using 1 bit ALU, an 8 bit ALU has been designed and verified. This proposed 8 bit ALU is also compared against the existing 8 bit ALU with reference to few important parameters such as power dissipation and propagation delay. The major advantage of proposed ALU is the increased number of operations with certain number of select inputs with low power consumption. This ALU can be utilized in low power VLSI design, nanotechnology, quantum computing and optical computing

Keywords: Quantum computing, Reversible logic structures, Arithmetic logic unit, VLSI, Low power dissipation

Edition: Volume 3 Issue 7, July 2014

Pages: 901 - 904

Share this Article

How to Cite this Article?

Vijay G. Roy, P. R. Indurkar, D. M. Khatri, "Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20141005, Volume 3 Issue 7, July 2014, 901 - 904

Enter Your Email Address




Similar Articles with Keyword 'Quantum computing'

Downloads: 114

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Share this Article

Downloads: 128

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 64 - 68

Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic

Sunil Thomas Paul, M. Rajmohan

Share this Article

Similar Articles with Keyword 'Arithmetic logic unit'

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier

Sarwagya Chaudhary

Share this Article

Downloads: 112

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2869 - 2874

A Review Study on High Speed Adder for Image Processing Applications

Parul Jaiswal, Rahul Gedam

Share this Article

Similar Articles with Keyword 'VLSI'

Downloads: 53

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Downloads: 99

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2313 - 2315

Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications

Supriya S. Garade, P. R. Badadapure

Share this Article

Similar Articles with Keyword 'Low power dissipation'

Downloads: 109

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 2, February 2017

Pages: 1658 - 1662

Comparative Analysis of CMOS Comparator for A-D Converter at 1um and 45 nm Technology Nodes

M. Nizamuddin

Share this Article

Downloads: 110 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2383 - 2388

Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay

Dr. S.R.P. Sinha, Namita Tiwari

Share this Article

Similar Articles with Keyword 'Quantum'

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 821 - 824

Real Time Condition Monitoring of Power Plant through Intranet

T. Hema Madhuri, K. Sreenivasa Ravi

Share this Article

Similar Articles with Keyword 'computing'

Downloads: 81

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 1391 - 1397

Error Detecting Pen

Prateek Bansal, Ritvik Singhal

Share this Article

Downloads: 101

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1760 - 1767

Policy Based an Effective and Efficient Bandwidth Optimisation for Performance Enhancement of an Organisation

Ashok Kumar Tripathi, Ramesh Bharti

Share this Article

Similar Articles with Keyword 'Reversible'

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1188 - 1192

Face Obfuscation Based Reversible Watermarking For Lossless Image Compression

Vivek Jaladi, Suhasini Andurey

Share this Article

Similar Articles with Keyword 'logic'

Downloads: 127

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1662 - 1664

Enhancement of Gray Level Image by Fuzzy and Filter Technique

Monalisa Pandey, Pankaj Sharma

Share this Article

Downloads: 57

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1153 - 1157

Comparison of Fuzzy Logic and Neuro Fuzzy Air Purifying System

Tamsa, Amrit Kaur Bhullar

Share this Article

Similar Articles with Keyword 'structures'

Downloads: 101

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 3, March 2017

Pages: 1373 - 1375

Iov Based Intelligent V2V and V2U Communication

Naicy P. E., R. Dharmalingam

Share this Article

Downloads: 102

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1568 - 1572

Context Based Similarity Matching

Ishrath Jahan C, Abitha E

Share this Article

Similar Articles with Keyword 'Arithmetic'

Downloads: 61 | Monthly Hits: ⮙1

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 80

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 946 - 949

Checkbit Prediction for Logic Functions By Using Dongs Code Method

Dinesh Babu.N, Ramani.G

Share this Article

Similar Articles with Keyword 'unit'

Downloads: 1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article

Downloads: 86

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 7, July 2020

Pages: 576 - 579

Software Loading and Testing Facility for DMC

V. Abinaya, Girish H.

Share this Article



Top