International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 122

Survey Paper | Electronics & Communication Engineering | India | Volume 3 Issue 5, May 2014


A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler

Nemitha B, Pradeep Kumar B. P


Abstract: This survey paper describes dynamic circuit techniques; raising only a single-phase clock which is never inverted. The implementation of a dual-modulus prescaler using an extension of the true-single-phase-clock (TSPC) technique; the extended TSPC (E-TSPC) ; is discussed. The E-TSPC consists of a set of composition rules for single-phase-clock circuits employing static; dynamic; latch; data precharged; and NMOS-like CMOS blocks. The power consumption and operating frequency of the extended true single-phase clock (E-TSPC) -based frequency divider is also discussed. The short-circuit power and the switching power in the E-TSPC-based divider are discussed. A low-power divide-by-2/3 unit of a prescaler is proposed and implemented using a CMOS technology.


Keywords: TSPC, E-TSPC, Prescaler


Edition: Volume 3 Issue 5, May 2014,


Pages: 665 - 670


How to Cite this Article?

Nemitha B, Pradeep Kumar B. P, "A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler ", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=20131858, Volume 3 Issue 5, May 2014, 665 - 670

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'TSPC'

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Downloads: 118

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, https://www.ijsr.net/issue.php?edition=Volume%203%20Issue%208,%20August%20201

Pages: 757 - 759

Inculcation of Simultaneous Clock Gating and Power Gating in Sequential Design

Vivek Dadheech, Ghanshyam Jangid

Share this Article

Similar Articles with Keyword 'Prescaler'

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Downloads: 113

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article
Top