Comparing the Two Different Generations of AMBA Based Protocols: AHB vs AXI
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 5, May 2014

Comparing the Two Different Generations of AMBA Based Protocols: AHB vs AXI

Medha Chhillar, Geeta Yadav, Neeraj Kr. Shukla

ARM Ltd formed in 1990 as an Intellectual Property company that designs microprocessor technology. These microprocessors form the heart of digital products that vary from mobile phones and digital cameras to automotive systems. AMBA (Advanced Microcontroller Bus Architecture) was introduced by ARM in 1996 as registered trademark and is an open-standard. Here; we talk about different types of AMBA buses and how they have evolved; thereby comparing two of its main protocols viz. AHB and AXI. Comparisons using various distinguishing parameters have been made and wherever required; explained using proper diagrams and tables. A few of the parameters include level of complexities between the AHB and AXI; flexibility; number of channels present; pipelining; etc.

Keywords: AHB Advanced High-performance Bus, AXI Advanced eXtensible Interface, VIP Verification Intellectual Property, pipelining, UVM Universal Verification Methodology, SoC System-on-Chip

Edition: Volume 3 Issue 5, May 2014

Pages: 488 - 490

Share this Article

How to Cite this Article?

Medha Chhillar, Geeta Yadav, Neeraj Kr. Shukla, "Comparing the Two Different Generations of AMBA Based Protocols: AHB vs AXI", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131806, Volume 3 Issue 5, May 2014, 488 - 490

117 PDF Views | 108 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'pipelining'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1843 - 1847

Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture

Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 642 - 645

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan, K. Mathan

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2344 - 2348

Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm by using A VLSI Architecture

A. Sathya, S. Fathimabee, S. Divya

Share this Article
Top