A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Views: 138 , Downloads: 105 | CTR: 76 % | Weekly Hits: ⮙3

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 5, May 2014

A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology

Bharti D.Chaudhari, Priyesh P. Gandhi

This paper authors have design of an 8-Bit Pipelined Analog-to-Digital Converter (ADC) which is realizing using 0.18m CMOS technology. The simulation result is carried out in 0.18m technology. The Supply voltage for this Pipelined ADC is 1.8V for 0.18m Technology. The Characterization of Pipelined ADC is done in terms of SNR; SFDR; FOM; power dissipation in 0.18m CMOS technology. The Simulation Result Shows that the Sampling Rate is 200MS/s with power Dissipation of 20.2mW was achieved in 0.18m technology. The measured SNR is 50.2dB; SFDR is 67.56dB and FOM is 35.16 uJ/conv-step in 0.18m Technology.

Keywords: ADC, Dynamic charge sharing Comparator, Folded Cascade OP-AMP

Edition: Volume 3 Issue 5, May 2014

Pages: 671 - 674

Share this Article

How to Cite this Article?

Bharti D.Chaudhari, Priyesh P. Gandhi, "A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131781, Volume 3 Issue 5, May 2014, 671 - 674

138 PDF Views | 105 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'ADC'

Views: 151 , Downloads: 96 | CTR: 64 % | Weekly Hits: ⮙5

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1672 - 1675

The Design of Multi Bit Quantizer Sigma-Delta Modulator Analog to Digital Converter

J. Snehalatha

Share this Article

Views: 130 , Downloads: 98 | CTR: 75 % | Weekly Hits: ⮙3

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2835 - 2838

Efficient Implementation of Digital Receiver on FPGA

M. Sravani, B. Madhavi

Share this Article

Views: 142 , Downloads: 100 | CTR: 70 % | Weekly Hits: ⮙4 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, Nigeria, Volume 4 Issue 6, June 2015

Pages: 2024 - 2027

Refractivity Variation Effect on Radio Wave Propagation

Adegboyega Gabriel Adisa

Share this Article

Views: 138 , Downloads: 102 | CTR: 74 % | Weekly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 1404 - 1410

A Neighbor Coverage based Probabilistic Rebroadcast for Reducing Routing Overhead in Mobile Ad hoc Networks

Sai Naga Srujana Yellanki, K. Raja Sekhar

Share this Article

Views: 125 , Downloads: 104 | CTR: 83 % | Weekly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari, B. V. P. Prasad

Share this Article
Top