International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 5, May 2014

A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology

Bharti D.Chaudhari, Priyesh P. Gandhi

This paper authors have design of an 8-Bit Pipelined Analog-to-Digital Converter (ADC) which is realizing using 0.18m CMOS technology. The simulation result is carried out in 0.18m technology. The Supply voltage for this Pipelined ADC is 1.8V for 0.18m Technology. The Characterization of Pipelined ADC is done in terms of SNR; SFDR; FOM; power dissipation in 0.18m CMOS technology. The Simulation Result Shows that the Sampling Rate is 200MS/s with power Dissipation of 20.2mW was achieved in 0.18m technology. The measured SNR is 50.2dB; SFDR is 67.56dB and FOM is 35.16 uJ/conv-step in 0.18m Technology.

Keywords: ADC, Dynamic charge sharing Comparator, Folded Cascade OP-AMP

Edition: Volume 3 Issue 5, May 2014

Pages: 671 - 674


How to Cite this Article?

Bharti D.Chaudhari, Priyesh P. Gandhi, "A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131781, Volume 3 Issue 5, May 2014, 671 - 674

21 PDF Views | 12 PDF Downloads

Download Article PDF

Video Lecture of Above Article is Not Available Yet

You be the First to Request! Press the Button below!



Similar Articles with Keyword 'ADC'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 1719 - 1724

Automatic Number Plate Recognition for use in Different Countries using Raspberry pi (Real Time Approach)

Radhika S. Dangare, Prof. G. D. Dalvi

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 703 - 706

A Review on PAPR Reduction Technique in OFDM

Siddhika Gupta, Sandeep Agrawal

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 2170 - 2173

Design of High Speed Flash Analog to Digital Converter Using Multiplexer and Comparator

Rana Vikram Pratap Singh Yadav, Neelam Srivastava

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 8, August 2016

Pages: 731 - 735

Design and Performance Analysis of Adaptive Discriminator

Sanjay Kumar Sharma

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 1, January 2017

Pages: 2320 - 2323

Implementation of Low Power Adiabatic based Inverter for Dynamic Comparator

Heena Parveen, Vishal Moyal

Share this article

Top