Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 5, May 2014
A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology
Bharti D.Chaudhari, Priyesh P. Gandhi
This paper authors have design of an 8-Bit Pipelined Analog-to-Digital Converter (ADC) which is realizing using 0.18m CMOS technology. The simulation result is carried out in 0.18m technology. The Supply voltage for this Pipelined ADC is 1.8V for 0.18m Technology. The Characterization of Pipelined ADC is done in terms of SNR; SFDR; FOM; power dissipation in 0.18m CMOS technology. The Simulation Result Shows that the Sampling Rate is 200MS/s with power Dissipation of 20.2mW was achieved in 0.18m technology. The measured SNR is 50.2dB; SFDR is 67.56dB and FOM is 35.16 uJ/conv-step in 0.18m Technology.
Keywords: ADC, Dynamic charge sharing Comparator, Folded Cascade OP-AMP
Edition: Volume 3 Issue 5, May 2014
Pages: 671 - 674
How to Cite this Article?
Bharti D.Chaudhari, Priyesh P. Gandhi, "A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131781, Volume 3 Issue 5, May 2014, 671 - 674
21 PDF Views | 12 PDF Downloads
Video Lecture of Above Article is Not Available Yet
You be the First to Request! Press the Button below!
Similar Articles with Keyword 'ADC'
Automatic Number Plate Recognition for use in Different Countries using Raspberry pi (Real Time Approach)
Radhika S. Dangare, Prof. G. D. Dalvi
A Review on PAPR Reduction Technique in OFDM
Siddhika Gupta, Sandeep Agrawal
Design of High Speed Flash Analog to Digital Converter Using Multiplexer and Comparator
Rana Vikram Pratap Singh Yadav, Neelam Srivastava
Design and Performance Analysis of Adaptive Discriminator
Sanjay Kumar Sharma
Implementation of Low Power Adiabatic based Inverter for Dynamic Comparator
Heena Parveen, Vishal Moyal