International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064

Downloads: 105

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan, K. Mathan

In this era of information, need for protection of data is more pronounced than ever. Secure communication is necessary to protect sensitive information in military and government institutions as well as private individuals. Current encryption standards are used to encrypt and protect data not only during transmission but storage as well. Data Encryption Standard was introduced in early 1970s as a standard cryptographic algorithm to protect data. However, due to its short 56-bit key length, simple brute force attacks cracked it in less than 10 hrs. Another disadvantage was also the possibility of weak and semi weak keys. In the year 2000, Rijndael Encryption algorithm or AES was chosen by National Institute of Standards and Technology (NIST) to be adopted by the U. S. Government as the new Encryption standard to replace the outdated and easily crackable DES. The major advantage lay in the non-linearity of the key schedule which eliminated the possibility of weak and semi weak keys. This encryption algorithm is virtually crack-proof till date. It is more computationally robust compared with previous algorithms and the security level is higher. However the execution time required is more because of long calculations and several iterations. The goal of this project is to study AES and improve the performance of this algorithm in terms of speed, area and power. In this paper the concept of pipelining for maintaining the speed of encryption is introduced. This design has been implemented in VHDL using Xilinx ISE 14.2i platform.

Keywords: Encryption, Decryption, Pipelining, VHDL

Edition: Volume 3 Issue 3, March 2014

Pages: 642 - 645

Share this Article

How to Cite this Article?

Suja Chackochan, K. Mathan, "Low Power and Area Optimized VHDL Implementation of AES", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131253, Volume 3 Issue 3, March 2014, 642 - 645

Enter Your Email Address


Similar Articles with Keyword 'Encryption'

Downloads: 97

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1791 - 1793

Image Encryption-Then-Compression System Operated in the Prediction Error Domain and Random Permutation

Sujatha D, Venkatakiran S

Share this Article

Downloads: 101

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1865 - 1868

DPA Resistant AES Using a True Random Based LFSR Technique

Reenu Tomy, Vinoj P.G.

Share this Article

Similar Articles with Keyword 'Decryption'

Downloads: 103

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2142 - 2145

Image Cryptography Based Upon Scrambling and Random Integer

Gurpreet Singh, Lovleen Kaur

Share this Article

Downloads: 103

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article

Similar Articles with Keyword 'Pipelining'

Downloads: 121

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 105

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

Similar Articles with Keyword 'VHDL'

Downloads: 134

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 103

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article
Top