Differential Fault Analysis on High Throughput AES
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 133 | Weekly Hits: ⮙5 | Monthly Hits: ⮙17

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014

Differential Fault Analysis on High Throughput AES

T. Soundarya

Cryptography plays a key role in ensuring the privacy and integrity of data. Cryptanalysis is the study of how to crack encryption algorithms and their implementations. Differential cryptanalysis is a plain text attack which occurs in the cryptographic system. Testing can control and observe the internal states of the system. While testing in the cryptographic system, by observing the input and output bit changes, the third parties may shift out key. To reduce the observability and to increase the security, Robust secure scan design (RSS) is proposed. RSS design encrypts the content during scan chain operation.By adding pipelining process in the S Box and transforming the S Box transformation into combinational design, 50 % high throughput is achieved over the standard Encryption algorithm. By this method the security is much improved as it incorporates RSS design, which involves double encryption process

Keywords: AES, S-box transformation, lookup table

Edition: Volume 3 Issue 3, March 2014

Pages: 393 - 396

Share this Article

How to Cite this Article?

T. Soundarya, "Differential Fault Analysis on High Throughput AES", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131159, Volume 3 Issue 3, March 2014, 393 - 396

Enter Your Registered Email Address





Similar Articles with Keyword 'AES'

Downloads: 100 | Weekly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1865 - 1868

DPA Resistant AES Using a True Random Based LFSR Technique

Reenu Tomy, Vinoj P.G.

Share this Article

Downloads: 102 | Monthly Hits: ⮙5

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1477 - 1481

Design and Implementation of Rijindael?s Encryption and Decryption Algorithm using NIOS-II Processor

Monika U. Jaiswal, Nilesh A. Mohota

Share this Article

Downloads: 102 | Weekly Hits: ⮙1 | Monthly Hits: ⮙12

Informative Article, Electronics & Communication Engineering, India, Volume 7 Issue 4, April 2018

Pages: 1774 - 1776

An Enhanced Approach for Video Encryption using Multilayer and Scrambling through AES Algorithm

Vinay Kumar Soni, Prashant Puri Goswami

Share this Article

Downloads: 103 | Weekly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1918 - 1922

Surveillance and High Speed Analysis of Wireless Gigabit Network

Bhavani Sunkara, Rama Krishna Mullapudi

Share this Article

Downloads: 104 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1980 - 1987

Implementation of Secured Data Transmission System on Customized Zynq SoC

D. Dhanalaxmi, V. Roopa Reddy

Share this Article

Similar Articles with Keyword 'lookup table'

Downloads: 109 | Weekly Hits: ⮙4 | Monthly Hits: ⮙12

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2600 - 2606

Design and Implementation of Galios Field Based AES-256 Algorithm for Optimized Cryptosystem

Veerendra Babu Dara, P. Sankara Rao

Share this Article

Downloads: 110 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1804 - 1810

Optimization of FPGA Architecture for Uniform Random Number Generator Using LUT-SR Family

Rita Rawate, M. V. Vyawahare

Share this Article

Downloads: 112 | Monthly Hits: ⮙11

Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1197 - 1199

Review Effective use of CORDIC in JPEG

George Joseph, Vijyakumar K

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2914 - 2918

Fully Pipelined High Throughput Cost Effective FPGA Based Implementation of AES Algorithm

Athira Das A J, Ajith Kumar B P

Share this Article

Downloads: 118 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1397 - 1401

Distributive Arithmetic Formulation For An Optimized Adaptive Filter Design

Ashly Babu, Ajeesh A.V.

Share this Article



Top