Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014
Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
The computer or any devices use the concept of parallelism for speedup of system operations. The one of parallelism technique is pipelining concept. Many devices using the pipelining for increase speed and throughput. The overall pipeline stage can be subdivided into stages such as fetch, decode, execute, store. In this paper the design and simulation of four stage pipeline can be done separately using the Xilinx ISE and Modelsim simulator. It shows how the each stage of pipeline performs the operations.
Keywords: instruction, pipeline, speed of operation, processor cycle
Edition: Volume 3 Issue 3, March 2014
Pages: 108 - 112
How to Cite this Article?
Rakesh M. R, "Design and Simulation of Four Stage Pipelining Architecture Using the Verilog", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131078, Volume 3 Issue 3, March 2014, 108 - 112
Click below to Watch Video Lecture of Above Article
Similar Articles with Keyword 'instruction'
A Virtual Instructor System for Supervising the Physical Exercises of Patients with Arthritis
Pranav Badhe, Sachin Gawate
Real Time Condition Monitoring of Power Plant through Intranet
T. Hema Madhuri, K. Sreenivasa Ravi
Similar Articles with Keyword 'pipeline'
A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology
Bharti D.Chaudhari, Priyesh P. Gandhi
RTL Design and FPGA Implementation of Canny Edge Detector with Real Time Threshold Adjustment Capability
Lakshmamma K M, Chandana B.R
Similar Articles with Keyword 'speed operation'
Analysis of Low Power Pulse Triggered Flip Flop
Design of High Speed Digital CMOS Comparator Using Parallel Prefix Tree
N. Prasanna, H. Sumitha