International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 127

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 8, August 2013


Background Subtraction Algorithm for Moving Object Detection Using Denoising Architecture in FPGA

Anu Susan Philip


Abstract: Currently, in both market and the academic communities have required applications based on image and video processing with several real-time constraints. On the other hand, detection of moving objects is a very important task in mobile robotics and surveillance applications. In order to achieve this, we are using a alternative means for real time motion detection systems. This paper proposes hardware architecture for motion detection based on the background subtraction algorithm, which is implemented on FPGAs (Field Programmable Gate Arrays). For achieving this, the following steps are executed: (a) a background image (in gray-level format) is stored in an external SRAM memory, (b) a low-pass filter is applied to both the stored and current images, (c) a subtraction operation between both images is obtained, and (d) a morphological filter is applied over the resulting image. Afterward, the gravity center of the object is calculated and sent to a PC (via RS-232 interface).


Keywords: Background subtraction, DTBDM, Similarity module, FPGA, RS-232 interface


Edition: Volume 2 Issue 8, August 2013,


Pages: 151 - 157


How to Cite this Article?

Anu Susan Philip, "Background Subtraction Algorithm for Moving Object Detection Using Denoising Architecture in FPGA ", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=1201395, Volume 2 Issue 8, August 2013, 151 - 157

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Background subtraction'

Downloads: 93

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 508 - 513

Saliency Technique for Efficient Back Ground Subtraction

Aiswarya Muralidharan, S. Sivakumar

Share this Article

Downloads: 109

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2202 - 2204

FPGA Implementation of Motion Feature Extraction Employing Pipelined Architecture

M. Nivethitha, B. Venkataramanaiah

Share this Article

Similar Articles with Keyword 'FPGA'

Downloads: 134

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Similar Articles with Keyword 'Background'

Downloads: 93

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 508 - 513

Saliency Technique for Efficient Back Ground Subtraction

Aiswarya Muralidharan, S. Sivakumar

Share this Article

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2603 - 2606

Object Tracking Using Joint Color-Texture Histogram

Pallavi C. Hingane, S. A. Shirsat

Share this Article

Similar Articles with Keyword 'subtraction'

Downloads: 93

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 508 - 513

Saliency Technique for Efficient Back Ground Subtraction

Aiswarya Muralidharan, S. Sivakumar

Share this Article

Downloads: 109

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2202 - 2204

FPGA Implementation of Motion Feature Extraction Employing Pipelined Architecture

M. Nivethitha, B. Venkataramanaiah

Share this Article
Top