International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064



Downloads: 134

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 8, August 2013


Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA

Chityala Prathyusha | P. Sharmila Rani


Cryptography, AES, DES, FPGA, efficient encryptiondecryption implementation, pipeline, efficient, encryptiondecryption, implementation,

Abstract: The Advanced Encryption Standard (AES) is a specification for the encryption of electronic data also called Rijndael. The algorithm described by AES is a symmetric-key algorithm, meaning the same key is used for both encrypting and decrypting the data. Hardware-based cryptography is used for authentication of users and of software updates and installations. Software implementations can generally not be used for this, as the cryptographic keys are stored in the PC memory during execution, and are vulnerable to malicious codes. Hardware-based encryption products can also vary in the level of protection they provide against brute force rewind attacks, Offline parallel attacks, or other cryptanalysis attacks. The algorithm was implemented in FPGA due to its flexibility and reconfiguration capability. A reconfigurable device is very convenient for a cryptography algorithm since it allows cheap and quick alterations. The implementation of pipelined cryptography hardware was used to improve performance in order to achieve higher throughput and greater parallelism. The AES hardware was implemented in three modules contains of the encryption, the decryption and the key expansion module.


Keywords: Cryptography, AES, DES, FPGA, efficient encryption/decryption implementation, pipeline


Edition: Volume 2 Issue 8, August 2013,


Pages: 377 - 381


How to Cite this Article?

Chityala Prathyusha, P. Sharmila Rani, "Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA", International Journal of Science and Research (IJSR), Volume 2 Issue 8, August 2013, pp. 377-381, https://www.ijsr.net/get_abstract.php?paper_id=1201388

How to Share this Article?







Similar Articles with Keyword 'Cryptography'

Downloads: 0

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 1015 - 1019

A High Performance Data Encryption and Masking Using AES Algorithm

Poornima TN | Dr. Somashekar K

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 1295 - 1299

Implementation of Elliptic Curve Cryptography Processor for FPGA Applications

Ch. Venkateswarlu | Nirmala Teegala

Share this Article


Top