Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 9, September 2013
High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider
Ranjith Ram. A, Pramod. P
Two innovative high-speed low power parallel 8-bit counter architectures are proposed. Then, High speed 8-bit frequency divider circuits using the proposed architectures are realized. The proposed parallel counter architectures consist of two sections The Counting Path and the State Excitation Module. The counting path consists of three counting modules in which the first module (basic module) generates future states for the two remaining counting modules. The State Excitation Module decodes the count states of the basic module and carries this decoding over clock cycles through pipelined DFF to trigger the subsequent counting modules. The existing 8-bit parallel counter architecture [1] consumed a total transistor count of 442 whereas the proposed parallel counters consumed only 274 transistors. The power dissipation of the existing parallel counter architecture and the proposed parallel counter architecture were 4.21mW (PINT) and 3.60mW (PINT) respectively at 250MHz. The worst case delay observed for the 8-bit counter using existing parallel counter architecture [1] and the proposed parallel counter architectures were 7.481ns, 6.737ns and 6.677ns respectively using Altera Quartus II. A reduction in area (transistor count) by 27.45 % and a reduction in power dissipation by 16.28 % are achieved for the frequency dividers using proposed counter architectures. Also a reduction in delay by 10.75 % and 7.62 % is achieved for the 8-bit frequency divider circuits using proposed counter methods I & II respectively.
Keywords: Counter, divide-by-m, frequency divider, high speed, low-power, modules, modulus
Edition: Volume 2 Issue 9, September 2013
Pages: 84 - 89
How to Cite this Article?
Ranjith Ram. A, Pramod. P, "High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=12013137, Volume 2 Issue 9, September 2013, 84 - 89
89 PDF Views | 73 PDF Downloads
Similar Articles with Keyword 'Counter'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2835 - 2838Efficient Implementation of Digital Receiver on FPGA
M. Sravani, B. Madhavi
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1799 - 1802Single Phase Clock Distribution using Low Power VLSI Technology
Krishna Naik Dungavath, Dr V. Vijayalakshmi
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 1299 - 1301Underwater Signal Processing Techniques for Sediment Classification
Nalinee A. Pawar, J. S. Rangole
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014
Pages: 630 - 633Simulink Model of OFDM Using 64-Qam with Different Combination of Channels
Rajbir, Vikash
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1001 - 1005Performance of Linear Block Coded Selective Mapping scheme in Reduction of Peak to Average Power Ratio; Cubic Metric; and Block Error Rate in OFDM System
Pallavi Chandake, S.V.Sankpal
Similar Articles with Keyword 'frequency divider'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 847 - 850Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops
Nemitha B, Pradeep Kumar B. P
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1338 - 1340A Review of Phase Lock Loop Techniques used in Communication Engineering
Piyush Kumar Singh, Bhagwat Kakde
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 665 - 670A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler
Nemitha B, Pradeep Kumar B. P
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1144 - 1146Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration
Dr. Manish Sharma, Asma Chishti
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013
Pages: 90 - 94Low Power Area Efficient Parallel Counter Architecture
Lekshmi Aravind
Similar Articles with Keyword 'high speed'
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020
Pages: 237 - 239Li-Fi Based Patient Monitoring System
Vivek Sangani
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 779 - 782High Speed Advanced Encryption Standard Using Pipelining
Mradul Upadhyay, Utsav Malviya
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 2257 - 2262VLSI Implementation of an Optical OFDM Transmitter Using 180nm Technology
Arunlal.K.S, Saravanan.V
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1262 - 1265Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology
Ankur Saxena, Payal Kaushik
Similar Articles with Keyword 'low-power'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 1025 - 1029Design and Analysis of Dynamic Comparator with Reduced Power and Delay
Shashank Shekhar, Dr. S. R. P. Sinha
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 1386 - 1390Performance Analysis of Voltage Scaled Low Power Clock Distribution Network with Different Frequencies
Deepak P. Jose, C. P Sureshkumar
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1101 - 1105Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
K. Swarna Madhuri, M. Madhu Sudhan Reddy
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 11, November 2017
Pages: 2152 - 2154A CMOS 3?12-GHz Ultra wideband Low Noise Amplifier by Dual-Resonance Network
Surabhi Katiyar, Bhawna Trivedi
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1543 - 1546Review of Different Types of Power Efficient Flash Type ADC
Ashish Kumar, Deepak Mehra
Similar Articles with Keyword 'modules'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 7, July 2020
Pages: 576 - 579Software Loading and Testing Facility for DMC
V. Abinaya, Girish H.
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016
Pages: 1643 - 1647Image Quality Assessment for Fake Bio-metric Detection and Replay-Attack in use of Videos
Sunil Nijhawan, Dr. Jitender Khurana, Dr. R. B. Dubey
Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 2112 - 2115Review of Greenhouse Management Using Embedded System
Narendra Kumbhkar, Ravi Pandit
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 1002 - 10058 Bit Instructional Processor using FPGA
Nikita V. Nandanwar, P. R. Thorat
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 1292 - 1294Sensor Based Automatic Control System for Surgery Room
P. Divyabharathi, S. Pavithra
Similar Articles with Keyword 'modulus'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017
Pages: 1866 - 1869Common Phase Error Correction and Equalization of a Signal with Tilted Phase
Nisha Mary Joseph, Amrutha V Nair
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1764 - 1766Evaluating the Performance of MIMO-OFDM System Based On Modified Newton Method for Semi-Blind Equalizer
Harshal S. Pawar, Meeta Bakuli
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 665 - 670A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler
Nemitha B, Pradeep Kumar B. P
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017
Pages: 1118 - 1121Channel Equalization of a Signal with Tilted Phase
Nisha Mary Joseph, Amrutha V Nair
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1729 - 1733Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders
Surumi.S, Sukanya Sundaresh