High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 9, September 2013

High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider

Ranjith Ram. A, Pramod. P

Two innovative high-speed low power parallel 8-bit counter architectures are proposed. Then, High speed 8-bit frequency divider circuits using the proposed architectures are realized. The proposed parallel counter architectures consist of two sections The Counting Path and the State Excitation Module. The counting path consists of three counting modules in which the first module (basic module) generates future states for the two remaining counting modules. The State Excitation Module decodes the count states of the basic module and carries this decoding over clock cycles through pipelined DFF to trigger the subsequent counting modules. The existing 8-bit parallel counter architecture [1] consumed a total transistor count of 442 whereas the proposed parallel counters consumed only 274 transistors. The power dissipation of the existing parallel counter architecture and the proposed parallel counter architecture were 4.21mW (PINT) and 3.60mW (PINT) respectively at 250MHz. The worst case delay observed for the 8-bit counter using existing parallel counter architecture [1] and the proposed parallel counter architectures were 7.481ns, 6.737ns and 6.677ns respectively using Altera Quartus II. A reduction in area (transistor count) by 27.45 % and a reduction in power dissipation by 16.28 % are achieved for the frequency dividers using proposed counter architectures. Also a reduction in delay by 10.75 % and 7.62 % is achieved for the 8-bit frequency divider circuits using proposed counter methods I & II respectively.

Keywords: Counter, divide-by-m, frequency divider, high speed, low-power, modules, modulus

Edition: Volume 2 Issue 9, September 2013

Pages: 84 - 89

Share this Article

How to Cite this Article?

Ranjith Ram. A, Pramod. P, "High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=12013137, Volume 2 Issue 9, September 2013, 84 - 89

149 PDF Views | 127 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Counter'

| Weekly Popularity: ⮙3

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2835 - 2838

Efficient Implementation of Digital Receiver on FPGA

M. Sravani, B. Madhavi

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2663 - 2667

Security Based Variable Holographic Data Encryption using Spatial Light Modulator

Aswathy.J.R, Sajan Ambadiyil, Helen Mascreen

Share this Article

Informative Article, Electronics & Communication Engineering, Nigeria, Volume 5 Issue 4, April 2016

Pages: 1033 - 1036

Li-Fi: A Full-Fledged Wireless Communication Technology

S. D. Fabiyi

Share this Article

| Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 2826 - 2832

ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder

Raj Kishore Kumar, Vikram Kumar

Share this Article

| Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2723 - 2728

An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating

Bhima Venkata Sujatha, V. T. Venkateswarlu

Share this Article

Similar Articles with Keyword 'frequency divider'

| Weekly Popularity: ⮙6

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

| Weekly Popularity: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1338 - 1340

A Review of Phase Lock Loop Techniques used in Communication Engineering

Piyush Kumar Singh, Bhagwat Kakde

Share this Article

| Weekly Popularity: ⮙4

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1144 - 1146

Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration

Dr. Manish Sharma, Asma Chishti

Share this Article

| Weekly Popularity: ⮙2

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 665 - 670

A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler

Nemitha B, Pradeep Kumar B. P

Share this Article

| Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 90 - 94

Low Power Area Efficient Parallel Counter Architecture

Lekshmi Aravind

Share this Article

Similar Articles with Keyword 'high speed'

| Weekly Popularity: ⮙1

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

| Weekly Popularity: ⮙5

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

| Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 3016 - 3021

Low Noise & High Speed Domino Logic Circuit

Reetu Narayan, Kumar Saurabh

Share this Article

| Weekly Popularity: ⮙6

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Similar Articles with Keyword 'low-power'

| Weekly Popularity: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1543 - 1546

Review of Different Types of Power Efficient Flash Type ADC

Ashish Kumar, Deepak Mehra

Share this Article

| Weekly Popularity: ⮙3

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1386 - 1390

Performance Analysis of Voltage Scaled Low Power Clock Distribution Network with Different Frequencies

Deepak P. Jose, C. P Sureshkumar

Share this Article

| Weekly Popularity: ⮙4

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2025 - 2029

Implementation of Human Detection System using DM3730

Amaraneni Srilaxmi, Shaik Khaddar Sharif

Share this Article

| Weekly Popularity: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2990 - 2992

Asymmetric SRAM Memory Cell for Power Reduction

Elizebeth Mohan, Sarabdeep Singh

Share this Article

| Weekly Popularity: ⮙5

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1025 - 1029

Design and Analysis of Dynamic Comparator with Reduced Power and Delay

Shashank Shekhar, Dr. S. R. P. Sinha

Share this Article

Similar Articles with Keyword 'modules'

| Weekly Popularity: ⮙5

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

| Weekly Popularity: ⮙3

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 7, July 2020

Pages: 576 - 579

Software Loading and Testing Facility for DMC

V. Abinaya, Girish H.

Share this Article

| Weekly Popularity: ⮙5

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1097 - 1102

A Survey on an VLSI Based Data Transfer Schemes

Saiju Lukose, Gnana Sheela K

Share this Article

| Weekly Popularity: ⮙3

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2076 - 2079

Design and Simulation of Novel MEMS based Capacitive Microphone

Lourembam Bandana, V. S. Selvakumar

Share this Article

| Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1998 - 2004

Android Based Water Deployment System for Irrigation using WSN & GSM Module

N. D. Kuchekar, R. A. Pagare

Share this Article

Similar Articles with Keyword 'modulus'

| Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1588 - 1590

Analyzing the Retinal Blood Vessels Extraction and Bifurcation Points in Color Retina Fundus Image

Divya A Sajjan

Share this Article

| Weekly Popularity: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017

Pages: 1866 - 1869

Common Phase Error Correction and Equalization of a Signal with Tilted Phase

Nisha Mary Joseph, Amrutha V Nair

Share this Article

| Weekly Popularity: ⮙2

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1729 - 1733

Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S, Sukanya Sundaresh

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017

Pages: 1118 - 1121

Channel Equalization of a Signal with Tilted Phase

Nisha Mary Joseph, Amrutha V Nair

Share this Article

| Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1764 - 1766

Evaluating the Performance of MIMO-OFDM System Based On Modified Newton Method for Semi-Blind Equalizer

Harshal S. Pawar, Meeta Bakuli

Share this Article
Top