Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 9, September 2013
High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider
Ranjith Ram. A, Pramod. P
Two innovative high-speed low power parallel 8-bit counter architectures are proposed. Then, High speed 8-bit frequency divider circuits using the proposed architectures are realized. The proposed parallel counter architectures consist of two sections The Counting Path and the State Excitation Module. The counting path consists of three counting modules in which the first module (basic module) generates future states for the two remaining counting modules. The State Excitation Module decodes the count states of the basic module and carries this decoding over clock cycles through pipelined DFF to trigger the subsequent counting modules. The existing 8-bit parallel counter architecture [1] consumed a total transistor count of 442 whereas the proposed parallel counters consumed only 274 transistors. The power dissipation of the existing parallel counter architecture and the proposed parallel counter architecture were 4.21mW (PINT) and 3.60mW (PINT) respectively at 250MHz. The worst case delay observed for the 8-bit counter using existing parallel counter architecture [1] and the proposed parallel counter architectures were 7.481ns, 6.737ns and 6.677ns respectively using Altera Quartus II. A reduction in area (transistor count) by 27.45 % and a reduction in power dissipation by 16.28 % are achieved for the frequency dividers using proposed counter architectures. Also a reduction in delay by 10.75 % and 7.62 % is achieved for the 8-bit frequency divider circuits using proposed counter methods I & II respectively.
Keywords: Counter, divide-by-m, frequency divider, high speed, low-power, modules, modulus
Edition: Volume 2 Issue 9, September 2013
Pages: 84 - 89
How to Cite this Article?
Ranjith Ram. A, Pramod. P, "High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=12013137, Volume 2 Issue 9, September 2013, 84 - 89
26 PDF Views | 20 PDF Downloads
Similar Articles with Keyword 'Counter'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2374 - 2378Circuit under Test Verification with MSIC Test Pattern Generator
Parvathy Chandra, Vishnu V. S.
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014
Pages: 630 - 633Simulink Model of OFDM Using 64-Qam with Different Combination of Channels
Rajbir, Vikash
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1001 - 1005Performance of Linear Block Coded Selective Mapping scheme in Reduction of Peak to Average Power Ratio; Cubic Metric; and Block Error Rate in OFDM System
Pallavi Chandake, S.V.Sankpal
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1516 - 1520Green Deployment Strategy for HetNets under Matern Hard Core Point Process
Jayalekshmi. M, Priyalakshmi. S
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 1299 - 1301Underwater Signal Processing Techniques for Sediment Classification
Nalinee A. Pawar, J. S. Rangole
Similar Articles with Keyword 'frequency divider'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 847 - 850Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops
Nemitha B, Pradeep Kumar B. P
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1144 - 1146Low Power PLL with Time Shift Circuit Using Parallel PFD Configuration
Dr. Manish Sharma, Asma Chishti
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1338 - 1340A Review of Phase Lock Loop Techniques used in Communication Engineering
Piyush Kumar Singh, Bhagwat Kakde
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 665 - 670A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler
Nemitha B, Pradeep Kumar B. P
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 9, September 2013
Pages: 84 - 89High Speed 8-bit Counters using State Excitation Logic and their Application in Frequency Divider
Ranjith Ram. A, Pramod. P
Similar Articles with Keyword 'high speed'
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2277 - 2280An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits
Avinash Singh, Dr. Subodh Wairya
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 987 - 990Performance Analysis of Zigzag with RS coded WiMAX System
Divya Jain, Praveen Patidar
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 647 - 651An Overview of Adaptive Channel Equalization Techniques and Algorithms
Navdeep Singh Randhawa
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 671 - 676Improvement of Security in Communication System Using Time Reversal Division Multiple Access
Sreekutty.R, Helen Mascreen
Similar Articles with Keyword 'low-power'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1019 - 1024Efficient Implementation of MIMO using OFDM Applications
M. Arun Kumar
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 1283 - 1286A Comprehensive Study on System Capacity Improvement in LTE Femtocells by On-Request Channel Allocation
Jayasankar.S
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 1025 - 1029Design and Analysis of Dynamic Comparator with Reduced Power and Delay
Shashank Shekhar, Dr. S. R. P. Sinha
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1346 - 1349Razor Based Low-Power Multiplier with Variable Latency Design
Sagar Latti, T C Thanuja
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1048 - 1051Zombie Attack Analyser and Counter Measure In Cloud
Lokesh A. Kochekar, S. P. Washimkar
Similar Articles with Keyword 'modules'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 2076 - 2079Design and Simulation of Novel MEMS based Capacitive Microphone
Lourembam Bandana, V. S. Selvakumar
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 592 - 597Design of Low Complexity Profile MPEG 4 AAC Audio Decoder
Suyog V Pande, M. A. Gaikwad, D. R. Dandekar
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1695 - 1700Reliable NoC Switch Design with Enhanced Error Handling Capability
Rubina Sabeer, Karthika Manilal
Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 2112 - 2115Review of Greenhouse Management Using Embedded System
Narendra Kumbhkar, Ravi Pandit
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 799 - 801Performance of FPGA for Home Automation using VHDL
Firoz Akhtar, Dr. Pramod B. Patil
Similar Articles with Keyword 'modulus'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017
Pages: 1866 - 1869Common Phase Error Correction and Equalization of a Signal with Tilted Phase
Nisha Mary Joseph, Amrutha V Nair
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1588 - 1590Analyzing the Retinal Blood Vessels Extraction and Bifurcation Points in Color Retina Fundus Image
Divya A Sajjan
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1729 - 1733Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders
Surumi.S, Sukanya Sundaresh
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1764 - 1766Evaluating the Performance of MIMO-OFDM System Based On Modified Newton Method for Semi-Blind Equalizer
Harshal S. Pawar, Meeta Bakuli
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 665 - 670A Survey on Low Power TSPC and E-TSPC CMOS 2/3 Prescaler
Nemitha B, Pradeep Kumar B. P