Low Power Area Efficient Parallel Counter Architecture
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 8, August 2013

Low Power Area Efficient Parallel Counter Architecture

Lekshmi Aravind

Counters are specialized registers and is considered as essential building blocks for a variety of circuit operations such as programmable frequency dividers, shifters, code generators, memory select management, and various arithmetic operations. Since many applications are comprised of these fundamental operations, much research focuses on efficient counter architecture design. This paper proposes an 8-bit high speed parallel counter architecture. The counter consists of two main sections- the counting section and the state Anticipation Module.The total equivalent gate count for our proposed counter is 164 whereas the existing counter architecture consumes 266.The delay of the proposed counter architecture is 3.968ns and that of existing counter is 4.952ns. The Power consumption is 28.80mW for our proposed counter and 29.24mW for the existing one.

Keywords: parallel counter design, high speed, state anticipation module

Edition: Volume 2 Issue 8, August 2013

Pages: 90 - 94

Share this Article

How to Cite this Article?

Lekshmi Aravind, "Low Power Area Efficient Parallel Counter Architecture", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=04081302, Volume 2 Issue 8, August 2013, 90 - 94

87 PDF Views | 71 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'high speed'

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 237 - 239

Li-Fi Based Patient Monitoring System

Vivek Sangani

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2257 - 2262

VLSI Implementation of an Optical OFDM Transmitter Using 180nm Technology

Arunlal.K.S, Saravanan.V

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017

Pages: 1133 - 1136

Design and Implementation of High Speed and Low Power Consumption FinFET

Ragini Soni, Jyotsna Sagar

Share this Article
Top