International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 7, July 2013

Low Power, Noise-Free Divided By 4/5 Counter Using Domino Logic: A Survey

A. Veera Lakshmi, B. Ganesamoorthy

Reduction of propagation delay is very important for high speed applications. This paper gives an idea about the delay reduction on divided-by-4/5 counter. The delay is reduced by domino logic. Dynamic domino logic circuits are widely used in advanced digital Very Large Scale Integration (VLSI) circuits because it is uncomplicated to implement and low cost. Domino logic is a CMOS based approximation of the dynamic logic techniques. It was technologically advanced to speed up the circuit. Compare to static Complementary Metal Oxide Semiconductor (CMOS) logic, dynamic domino logic deals better performance. Domino gates naturally consume higher dynamic switching and leakage power and display weaker noise immunity as compared to static Complementary Metal Oxide Semiconductor (CMOS) gate. In this paper, dynamic logic flip-flop such as Extended True-Single-Phase-Clock (E-TSPC) flip-flop based divided-by-N/N+1 counter is used for high speed and low power applications. And the proposed work is then compared with the static Complementary Metal Oxide Semiconductor (CMOS) logic.

Keywords: D-Flip Flop, Extended True Single Phase clock, Low power, High speed

Edition: Volume 2 Issue 7, July 2013

Pages: 83 - 87


How to Cite this Article?

A. Veera Lakshmi, B. Ganesamoorthy, "Low Power, Noise-Free Divided By 4/5 Counter Using Domino Logic: A Survey ", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=0201395, Volume 2 Issue 7, July 2013, 83 - 87

32 PDF Views | 23 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'D-Flip Flop'

Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 11, November 2019

Pages: 964 - 967

Low Power and Area Efficient Carry Select Adder Using D-Flip Flop

S. Muminthaj, S. Kayalvizhi, K. Sangeetha

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 83 - 87

Low Power, Noise-Free Divided By 4/5 Counter Using Domino Logic: A Survey

A. Veera Lakshmi, B. Ganesamoorthy

Share this article

Similar Articles with Keyword 'Extended True Single Phase clock'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 83 - 87

Low Power, Noise-Free Divided By 4/5 Counter Using Domino Logic: A Survey

A. Veera Lakshmi, B. Ganesamoorthy

Share this article

Similar Articles with Keyword 'Low power'

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2476 - 2479

Software Defined Radio Signal Detector Implementation using FPGA

Rohan Fernandes, Shubhangi Mahamuni

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1332 - 1335

Low Power Self-Timed TCAM Based on Overlapped Search Mechanism with IP Filter Implementation

Jerrin Paul M, Hazel Elsa John

Share this article

Similar Articles with Keyword 'High speed'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this article

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 671 - 676

Improvement of Security in Communication System Using Time Reversal Division Multiple Access

Sreekutty.R, Helen Mascreen

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2198 - 2205

Project (HIDA)-High Speed Communication Interface for Distributed Avionics Design of Switching Software for the Implementation AFDX Protocol

J. Victor Paul

Share this article

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2339 - 2342

Delay Analysis of Parallel-Prefix Adders

Geeta Rani, Sachin Kumar

Share this article

Top