Downloads: 134 | Views: 145
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 1, January 2014
Modeling and Simulation of Single Stage Voltage Controlled Oscillator using Adaptive Voltage level Technique
Neeta Yadav  | Nitin Saluja
Abstract: A single stage source coupled CMOS voltage controlled oscillator is presented here using Adaptive voltage level technique (AVL) with the advancement of minimizing the power dissipation and generating rapidly high frequency of oscillation. The single stage VCO circuit has a low phase noise due to minimizing the noise sources. The voltage controlled oscillator is used in phase lock loop (PLL) as a frequency synthesizer to generate local oscillation frequency. Power dissipation is one of the most important performance parameter here, The Adaptive Voltage level techniques have applied in presented work mitigate the power dissipation. The simulation and performance analysis of proposed circuit is evaluated in Cadence virtuoso tool. In this simulator we use 45nm standard CMOS process technology. Simulation provides comparative study of different power reduction techniques on the basis of static and dynamic power. AVL technique provides 3.97fw static power and 38.02pw dynamic power for the 0.7v supply voltage at room temperature.
Keywords: Voltage Control Oscillator, AVL, Power dissipation, Cadence Virtuoso
Edition: Volume 3 Issue 1, January 2014,
Pages: 350 - 354
Similar Articles with Keyword 'Power dissipation'
Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022Pages: 966 - 969
High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023Pages: 79 - 81
Design of Low Power Logic Gates for VLSI Design Circuits