International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 12, December 2013

A Novel Approach of Modified Run Length Encoding Scheme for High Speed Data Communication Application

S. Joseph, N. Srikanth, J. E. N.Abhilash

This paper presents a Modified Run Length Encoding (RLE) Scheme for High Speed Data Compression. Compression is efficient technique to reduce the memory occupancy and to improve the performance of the system from many available techniques to occupancy of memory. RLE is one in substantial compression algorithm which can reduce memory use. The major improvement in compression rate and limitations and improving the speed of the system performance in RLE scheme, are discussed in this research paper. This is the new and more reliable technique for data compression. In previous traditional RLE algorithms the compression rate is limited. In order to improve compression rate with a compromise between Data recovery and allowable distance a new technique is implemented. Random sequences have been analyzed using proposed scheme, and the compression is observed. In order to store input sequences and output sequences FIFOs are used. Complete system is designed using VHDL language and is implemented on Spartan 3 FPGA.

Keywords: Compression Rate, Data Compression, Data Recovery, Run Length Encoding RLE, VHDL

Edition: Volume 2 Issue 12, December 2013

Pages: 293 - 296


How to Cite this Article?

S. Joseph, N. Srikanth, J. E. N.Abhilash, "A Novel Approach of Modified Run Length Encoding Scheme for High Speed Data Communication Application", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=02013619, Volume 2 Issue 12, December 2013, 293 - 296

26 PDF Views | 22 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Data Compression'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1677 - 1680

An Area Efficient Approach on PACC RLE Encoder

Ancy Mathew, Rafeekha M J

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1933 - 1935

Efficient design for VLSI Architecture using OFDM

Lalit Mishra, Chandrakant Mishra, Sweta Singh

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1458 - 1460

An Efficient VLSI Implementation of Lossless ECG Encoder Design

Vijay Kumar K C, H. S. Veena

Share this article

Comparative Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1620 - 1623

An Efficient Method of Compressing Encrypted Images

Sathyalakshmi.L, Mohanarathinam.A

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1262 - 1267

Face Recognition Using Principal Component Analysis for Security Based System

Madhuri M. Ghodake, Parul S. Arora

Share this article

Similar Articles with Keyword 'Data Recovery'

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 548 - 550

A Survey on Reversible Data Hiding

Amita Anil Ghadyalji, Dr. Prashant V. Ingole

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 12, December 2013

Pages: 293 - 296

A Novel Approach of Modified Run Length Encoding Scheme for High Speed Data Communication Application

S. Joseph, N. Srikanth, J. E. N.Abhilash

Share this article

Similar Articles with Keyword 'VHDL'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 642 - 645

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan, K. Mathan

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2484 - 2492

Implementation of AES Algorithm Using FPGA & Its Performance Analysis

Sonali A. Varhade, N. N. Kasat

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this article

Top