Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 12, December 2013
A Novel Approach of Modified Run Length Encoding Scheme for High Speed Data Communication Application
S. Joseph, N. Srikanth, J. E. N.Abhilash
This paper presents a Modified Run Length Encoding (RLE) Scheme for High Speed Data Compression. Compression is efficient technique to reduce the memory occupancy and to improve the performance of the system from many available techniques to occupancy of memory. RLE is one in substantial compression algorithm which can reduce memory use. The major improvement in compression rate and limitations and improving the speed of the system performance in RLE scheme, are discussed in this research paper. This is the new and more reliable technique for data compression. In previous traditional RLE algorithms the compression rate is limited. In order to improve compression rate with a compromise between Data recovery and allowable distance a new technique is implemented. Random sequences have been analyzed using proposed scheme, and the compression is observed. In order to store input sequences and output sequences FIFOs are used. Complete system is designed using VHDL language and is implemented on Spartan 3 FPGA.
Keywords: Compression Rate, Data Compression, Data Recovery, Run Length Encoding RLE, VHDL
Edition: Volume 2 Issue 12, December 2013
Pages: 293 - 296
How to Cite this Article?
S. Joseph, N. Srikanth, J. E. N.Abhilash, "A Novel Approach of Modified Run Length Encoding Scheme for High Speed Data Communication Application", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=02013619, Volume 2 Issue 12, December 2013, 293 - 296
61 PDF Views | 57 PDF Downloads
Similar Articles with Keyword 'Data Compression'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 1933 - 1935Efficient design for VLSI Architecture using OFDM
Lalit Mishra, Chandrakant Mishra, Sweta Singh
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1926 - 1932Security Enhanced Communication Scheme with Compression on Encrypted Cipher Block
Asha R Pillai, Chithra M
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1458 - 1460An Efficient VLSI Implementation of Lossless ECG Encoder Design
Vijay Kumar K C, H. S. Veena
Comparative Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1620 - 1623An Efficient Method of Compressing Encrypted Images
Sathyalakshmi.L, Mohanarathinam.A
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1677 - 1680An Area Efficient Approach on PACC RLE Encoder
Ancy Mathew, Rafeekha M J
Similar Articles with Keyword 'Data Recovery'
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 12, December 2013
Pages: 293 - 296A Novel Approach of Modified Run Length Encoding Scheme for High Speed Data Communication Application
S. Joseph, N. Srikanth, J. E. N.Abhilash
Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 548 - 550A Survey on Reversible Data Hiding
Amita Anil Ghadyalji, Dr. Prashant V. Ingole
Similar Articles with Keyword 'VHDL'
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016
Pages: 422 - 426An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013
Pages: 264 - 267Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booth's Multiplier
Sarwagya Chaudhary
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2195 - 2198FFT with Minimum Hardware Utilization and Latency Using NEDA
Deepaa S S, Sheela Devi Aswathy Chandran
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016
Pages: 1057 - 10598 Bit Instructional Processor Performing ALU Operations using FPGA
Nikita V. Nandanwar, A. B. Diggikar
Research Paper, Electronics & Communication Engineering, Egypt, Volume 5 Issue 4, April 2016
Pages: 2089 - 2093Design of Switched Resistor ?? ADC Using VHDL-AMS Tool
Ahmed Osman Hamaad, Mohyldin A. Abo-Elsoud, A. M. Abo-Talib