An Implementation of Watershed based Image Segmentation Algorithm using FPGA Processor
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 12, December 2013

An Implementation of Watershed based Image Segmentation Algorithm using FPGA Processor

R. Kiruthikaa

In this work, the watershed algorithm is used as a method in solving the image segmentation problem. However, of the many variants of the watershed algorithm not all are equally well suited for hardware implementation. Different algorithms are suited and the watershed algorithm based on connected components is selected for the implementation as it exhibits least computational complexity, good segmentation quality and can be implemented in FPGA. Mostly the watershed segmentation result in over-segmentation. The markers based watershed segmentation transformation is proposed in this project. The proposed method reduces noise and over-segmentation. It has simplified memory access compared to all other watershed based image segmentation algorithms. The main aim of this project is to implement image segmentation algorithm in a FPGA which requires minimum hardware resources, low execution time and is suitable for use in real time applications.

Keywords: Image Segmentation, FPGA

Edition: Volume 2 Issue 12, December 2013

Pages: 399 - 402

Share this Article

How to Cite this Article?

R. Kiruthikaa, "An Implementation of Watershed based Image Segmentation Algorithm using FPGA Processor", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=02013574, Volume 2 Issue 12, December 2013, 399 - 402

87 PDF Views | 70 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Image Segmentation'

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017

Pages: 1487 - 1494

Detection of Lung Tumor in MR Images using Modified Pillar K-Means Algorithm with Gabor Filter and Color Mapping

Hakeem Aejaz Aslam, Prof. T. Ramashri

Share this Article

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 957 - 962

Nighttime Vehicle Detection and Traffic Surveillance

Jacob V. Panicker

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 814 - 817

Brain Tumor Detection and Identification from T1 Post Contrast MR Images Using Cluster Based Segmentation

Gauri Anandgaonkar, Ganesh Sable

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1648 - 1651

An Adaptive Level Set Evolution for the Analysis of Ventricle Variations in Alzheimer MR Images

Veena Kumari H M

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2807 - 2813

Fingerprint Image Enhancement Using Adaptive Pre-processing of Data and K-means Segmentation

Mohammed Shakeer.M.A, Nithin.M.V

Share this Article

Similar Articles with Keyword 'FPGA'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2430 - 2432

Development of Low Cost Smart Antenna System and its FPGA Implementation

Harshveer Singh Grewal, Paramveer Singh Gill

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 878 - 884

ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra, Jalaja S

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2245 - 2248

FPGA Implementation of ICA for mixed signal using Frog Leap Optimization Algorithm

Hari Krishna Moorthy, Manukumar G. C

Share this Article
Top