Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 11, November 2013
A Robust UART Implementation for Industrial Applications on FPGA
Nagaraju. A, S. Nagi Reddy
This paper describes a novel architecture based on Recursive Running Sum (RRS) filter implementation for wire and Wireless data processing. UARTs are used for asynchronous serial data communication between remote embedded systems. The universal asynchronous receiver/transmitter i.e. UART which is the kind of serial communication protocol which allows the full duplex communication in serial link. This paper presents the hardware implementation of a high speed and efficient UART using FPGA. If physical channel is noisy then, serial data bits get corrupted during transmission. The UART core described here, utilizes recursive running sum filter to remove noisy samples. Input data signal is directly sampled with system clock and samples are accumulated over a window size. The window size is user programmable and it should be set to one tenth of required bit period. The intermediate data bit is decoded using magnitude comparator. The advantage of this architecture is that baud rate is decided by the window size so there is no need of any external timer module which is normally required for standard UARTs. The Recursive Running Sum (RRS) filter architecture with programmable window size of M is designed and modules are implemented with VHDL language. This project implementation includes many applications in wireless data communication Systems like RF, Blue tooth, WIFI, ZigBee wireless sensor applications. Total coding written in VHDL language. Simulation in Modelsim Simulator, Synthesis done by XILINX ISE 9.2i. Synthesis result is verified by the Chipscope. Input signal given from the keyboard and output is seen by the help of HyperTerminal.
Keywords: Robust UART, RRS filer, data processing, communication, noise
Edition: Volume 2 Issue 11, November 2013
Pages: 117 - 120
How to Cite this Article?
Nagaraju. A, S. Nagi Reddy, "A Robust UART Implementation for Industrial Applications on FPGA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=02013373, Volume 2 Issue 11, November 2013, 117 - 120
32 PDF Views | 22 PDF Downloads
Similar Articles with Keyword 'data processing'
A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic
Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya
Wireless Data logger Using ZigBee
A. S. Gundale, P. A. Kamble
Improvement in the Advanced Encryption Standard Algorithm in Term of Low Area and Power Consumption by using FPGA
Umalaxmi Sawant, Venkat Ghodke
Implementation of High Throughput Radix-16 FFT Algorithm
K. Swetha Sree, T. Lakshmi Narayana
Design and Implementation of Rijindael?s Encryption and Decryption Algorithm using NIOS-II Processor
Monika U. Jaiswal, Nilesh A. Mohota
Similar Articles with Keyword 'communication'
FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
A Novel Mac Based Congestion Control System for VANET with Adaptive Routing
Mahanthgouda, Sridhara. K
Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Introduction to Multiple Beams Adaptive Linear Array Using Genetic Algorithm
Ummul Khair Maria Roohi
Cross Slot Loaded Proximity Coupled Equilateral Triangular Microstrip Antenna for Enhancing Bandwidth
Mahesh C P, P M Hadalgi
Similar Articles with Keyword 'noise'
A Novel Window Function for Designing FIR Low Pass and Band Pass Filter
R. Sivarajan, B. Elango
The Design of Multi Bit Quantizer Sigma-Delta Modulator Analog to Digital Converter
Comparative Analysis of Various Denoising Techniques for MRI Image Using Wavelet
Manoj Gabhel, Aashish Hiradhar
Secret Hiding Using Visual Cryptography
Low Phase Noise Ring Oscillator Using Current Steering Technique
G. Gopal, Sri M. Madhusudhan Reddy