International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 10, October 2013

Performance Evaluation of 1-Bit Full Adder using Hybridizing PTL and GDI Techniques

K. Mallikarjuna, V. LakshmiVasudha

Most of the VLSI applications, such as DSP, image & video processing, and microprocessors, extensively use logic gates and arithmetic circuits. 1-bit full adder cell is the extensively use in arithmetic circuits. Gate diffusion input (GDI) a new technique of low-power digital combinational circuit designis described. This technique allows reducing power consumption, propagation delay, and area of digital circuits while maintaining low complexity of logic design. In this paper an area and power efficient 9T adder design has been presented by hybridizing PTL and GDI techniques. The proposed adder design consist of 5 NMOS and 4 PMOS. A PTL based 5T XOR-XNOR module has been proposed to improve area at 65nm technology and compared with the previous XOR-XNOR design. The proposed Hybrid full adder design is based on this area efficient 5T XOR-XNOR module design. To improve area and power efficiency a cascade implementation of XOR module has been avoided in the proposed full adder. Also the simulation of layout and parametric analysis has been done for the proposed full adder design. The performance of the proposed technique is evaluated and compared by implementing it in 8-bit CLA adder, 4-bit RCA adder, 4-bit CSkA adder, 4-bit CSelA adder, 4-bit CSaA adder, ,. Several logic circuits have been implemented in various design styles. Their properties are discussed; simulation results are reported, and presented.

Keywords: Gate Diffusion Input, Pass transistor logic, CMOS, VLSI

Edition: Volume 2 Issue 10, October 2013

Pages: 210 - 216


How to Cite this Article?

K. Mallikarjuna, V. LakshmiVasudha, "Performance Evaluation of 1-Bit Full Adder using Hybridizing PTL and GDI Techniques", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=02013317, Volume 2 Issue 10, October 2013, 210 - 216

26 PDF Views | 22 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Gate Diffusion Input'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1188 - 1190

Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits

M. Krishna Kumar, Prof. D. Shanthi Chelliah

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 902 - 907

Design and Analysis of Low Power High Speed Hybrid Alternative Full Adder Circuits

Shreedevi, Taranath H. B

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1205 - 1210

A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique

Pinninti Kishore, P. V. Sridevi, K. Babulu, K.S Pradeep Chandra

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 259 - 263

A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)

Mahendra Kumar Lariya, D. K. Mishra

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 10, October 2013

Pages: 210 - 216

Performance Evaluation of 1-Bit Full Adder using Hybridizing PTL and GDI Techniques

K. Mallikarjuna, V. LakshmiVasudha

Share this article

Similar Articles with Keyword 'Pass transistor logic'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 4, April 2013

Pages: 183 - 187

A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement

Shakthipriya.R, Kirthika.N

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 10, October 2013

Pages: 210 - 216

Performance Evaluation of 1-Bit Full Adder using Hybridizing PTL and GDI Techniques

K. Mallikarjuna, V. LakshmiVasudha

Share this article

Similar Articles with Keyword 'CMOS'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2703 - 2707

Introduction to Multiple Beams Adaptive Linear Array Using Genetic Algorithm

Ummul Khair Maria Roohi

Share this article

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2335 - 2340

Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique

J. Madhuri, S. Anitha

Share this article

Similar Articles with Keyword 'VLSI'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 3321 - 3325

Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya, Arindam Chakraborty

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2561 - 2564

Statistical Simulation for BIST Architecture using Cognitive Principles

Shradha Khemka

Share this article

Top