Implementation of Low Power Test Pattern Generator Using LFSR
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 8, August 2013

Implementation of Low Power Test Pattern Generator Using LFSR

K. Supriya, B. Rekha

In our project, we propose a novel architecture which generates the test patterns with reduced switching activities. LP-TPG (Test pattern Generator) structure consists of modified low power linear feedback shift register (LP-LFSR), m-bit counter; gray counter, NOR-gate structure and XOR-array. The m-bit counter is initialized with Zeros and which generates 2m test patterns in sequence. The m-bit counter and gray code generator are controlled by common clock signal [CLK]. The output of m-bit counter is applied as input to gray code generator and NOR-gate structure. When all the bits of counter output are Zero, the NOR-gate output is one. Only when the NOR-gate output is one, the clock signal is applied to activate the LP-LFSR which generates the next seed. The seed generated from LP-LFSR is ExclusiveOR ed with the data generated from gray code generator. The patterns generated from the ExclusiveOR array are the final output patterns. The proposed architecture is simulated using Modelsim and synthesized using Xilinx ISE 13.2 and it will be implemented on XC3S500e Spartan 3E FPGA board for hardware implementation and testing. The Xilinx Chip scope tool will be used to test the FPGA inside results while the logic running on FPGA.

Keywords: FPGA, BIST, LP-LFSR, Switching activity

Edition: Volume 2 Issue 8, August 2013

Pages: 165 - 170

Share this Article

How to Cite this Article?

K. Supriya, B. Rekha, "Implementation of Low Power Test Pattern Generator Using LFSR", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=02013219, Volume 2 Issue 8, August 2013, 165 - 170

94 PDF Views | 78 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'FPGA'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2245 - 2248

FPGA Implementation of ICA for mixed signal using Frog Leap Optimization Algorithm

Hari Krishna Moorthy, Manukumar G. C

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 878 - 884

ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra, Jalaja S

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article

Similar Articles with Keyword 'BIST'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2561 - 2564

Statistical Simulation for BIST Architecture using Cognitive Principles

Shradha Khemka

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2286 - 2288

Realization of Programmable PRPG with Enhanced Fault Coverage Gradient

Lakshmi Asokan, Jeena Maria Cherian

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 159 - 164

Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this Article

Similar Articles with Keyword 'LP-LFSR'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 159 - 164

Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 165 - 170

Implementation of Low Power Test Pattern Generator Using LFSR

K. Supriya, B. Rekha

Share this Article

Similar Articles with Keyword 'Switching activity'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1391 - 1395

A New Methodology for Reducing Switching Activity in Serial Links of SoC

Binny P. Yohannan, Ajeesh A.V.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 159 - 164

Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 2094 - 2098

Design of Advanced Configurable Radix-4 Booth Multiplier for Low Power and High Speed Applications

Sareddy Swathi, P. Sandhya Rani

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 165 - 170

Implementation of Low Power Test Pattern Generator Using LFSR

K. Supriya, B. Rekha

Share this Article
Top