International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 150

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 9, September 2013


Concurrent Online Test of RFID Memories Using MBIST

Jyothi Rani Degala | Kota Nageswara Rao


Abstract: Online testing in RFID Memories is a memory testing mechanism, where the memory can be tested simultaneously with the system operation. Hence, it has instant error detection. Radio Frequency Identification (RFID) devices based on the correct operation of their memory for accurate identification of objects and delivery of transponders information. This paper presents the concurrent online test scheme for RFID memories based on Memory Built in Self Test (MBIST) architecture, the Finite State Machine (FSM) of transponder access scheme, Symmetric transparent version of March C-algorithm. Online test is achieved by modifying the transponders operation and access protocol to make use of the waiting time that transponders waste before being accessed. The solution of this paper was described in VHDL, area and timing results are simulated in Xilinx ISE 9.2i. Results show that the solution overhead is less than 0.1 %, while the timing performance allows testing up to 32-word blocks in a single waiting slot.


Keywords: Memory, Radio Frequency Identification RFID


Edition: Volume 2 Issue 9, September 2013,


Pages: 119 - 123

Concurrent Online Test of RFID Memories Using MBIST


How to Cite this Article?

Jyothi Rani Degala, Kota Nageswara Rao, "Concurrent Online Test of RFID Memories Using MBIST", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=01091301, Volume 2 Issue 9, September 2013, 119 - 123, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'Memory'

Downloads: 100

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2286 - 2288

Realization of Programmable PRPG with Enhanced Fault Coverage Gradient

Lakshmi Asokan | Jeena Maria Cherian

Share this Article

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya | G.Ramesh

Share this Article


Top