







## 6. Conclusion

From the literature survey, the research done and the results obtained we can easily deduce that though using Vedic multiplier itself implemented in CMOS logic was providing us with the reduced power dissipation implementing it using the DCPAL logic would further reduce the power dissipation by a massive 61.44%. Thus it would be more practical if we could use the DCPAL logic in combination with the CMOS logic as there will be power recovery too happening due to the DCPAL logic and faster processing and improved latency due to the Vedic methodology.

## References

- [1] Hardik Sangani, Tanay M. Modi, V.S. Kanchana Bhaaskaran, Low Power Vedic Multiplier Using Energy Recovery Logic, 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI) 978-1-4799-3080-7/14/\$31.00\_c 2014 IEEE
- [2] J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits, a Design Perspective, 2nd ed. Prentice Hall, Englewood Cliffs, NJ, 2002.
- [3] Belgudri Ritesh and V.S. Kanchana Bhaaskaran, "Design and implementation of an efficient multiplier using Vedic mathematics and charge recovery logic", Proc. of Int. Conference on VLSI, Communication, Advanced Devices, Signals & Systems and Networking (VCASAN), Chapter 15, pp. 101-108, 2013.
- [4] Himanshu Thapliyal and M.B. Srinivas, "High speed efficient N X N bit parallel hierarchical overlay multiplier architecture based on ancient Indian Vedic Mathematics", Transactions on Engineering, Computing and Technology, v2, pp. 225-228, Dec. 2004.
- [5] Jayaprakasan V, Vijayakumar and V.S Kanchana Bhaaskaran, "Evaluation of the conventional versus ancient computation methodology for energy efficient arithmetic architecture", Int. Conference on Process Automation, Control and Computing (PACC), pp. 20-22, April 2011.
- [6] H. D. Tiwari, G. Gankhuyag, C. M. Kim and Y. B. Cho, "Multiplier design based on ancient Indian Vedic Mathematics," Proc. IEEE International SoC Design Conference, pp. 65-68, Nov. 24-25, 2008
- [7] Y. Moon and D.-K. Jeong, "An efficient charge recovery logic circuit", IEEE J. Of Solid-State Circuits, Vol. 31, No. 4, pp. 514-522, 1996.
- [8] V. S. Kanchana Bhaaskaran, J. P. Raina, "Differential Cascode adiabatic logic structure for low power", Journal of Low Power Electronics, vol.4, pp. 178-190, 2008.
- [9] Maharaja Jagadguru Swami Sri Bharati Krisna Tirthaji., Vedic Mathematics, Motilal Banarasi Dass Publishers Pvt Ltd, Delhi, 2001.
- [10] Gurumurthy KS, Prahalad MS, "Fast & power efficient 16 X 16 array of array multiplier using Vedic multiplication", microsystems packaging assembly & circuits technology conference (IMPACT) 2010, pp. 48-53.

## Author Profile



**Upendra Kumar B.R** born on 28-11-1993, he is currently pursuing his Bachelor of Engineering in Electronics and Communication from BMS Institute of Technology, India, affiliated to VTU, Belegaum. His areas of interest are communication and VLSI.



**Rekha Raj** born on 05-05-1993, she is currently pursuing her Bachelor of Engineering in Electronics and Communication from BMS Institute of Technology, India, affiliated to VTU, Belegaum.



**Abhijith A Bharadwaj** born on 05-12-1993, he is currently pursuing his Bachelor of Engineering in Electronics and Communication from BMS Institute of Technology, India, affiliated to VTU, Belegaum. He has currently published 4 Technical papers in various international research journals, while having a strong penchant towards research in the field of VLSI.



**S. V. Rajalakshmi** born on 07-11-1992, she is currently pursuing his Bachelor of Engineering in Electronics and Communication from BMS Institute of Technology, India, affiliated to VTU, Belegaum.



**Parimala G** born on 07-06-1993, she is currently pursuing his Bachelor of Engineering in Electronics and Communication from BMS Institute of Technology, India, affiliated to VTU, Belegaum.



**Jagannath K. B** born on 31-10-1984, he is an Assistant Professor in BMS Institute of Technology, India, affiliated to VTU, Belegaum. He obtained his M-Tech in VLSI design and Microelectronics from NITC University in 2008. His field of pedagogy being VLSI, he has published 6 papers internationally.