







- Conference on Computer Aided Design (ICCAD), SanJose, CA, USA, November 7-11 2004, pp. 354–361.
- [10] C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, “Vichar: A dynamic virtual channel regulator for network-on-chip routers,” in Proceedings of the 39th Annual International Symposium on Micro architecture (MICRO), Orlando, FL, USA, December 9-13 2006, pp. 333–344.
- [11] W. Dally, “The J-Machine Network” Proc Intl Conf on Computer Design. IEEE VLSI in Computer & Processor, Oct 1992, pp 420-423.
- [12] Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, “A 5-ghz mesh interconnect for a teraflops processor,” IEEE Micro, pp. 51–61, Sept/Oct 2007.
- [13] S. E. Dongkook Park, R. Das, A. K. Mishra, Y. Xie, N. Vijaykrishnan, and C. R. Das, “Mira: A multi-layered on-chip interconnect for router architecture,” in Proceedings of the International Symposium on Computer Architecture (ISCA), June 2008, pp. 251–261.
- [14] Ying-Cherng Lan, Hsiao-An Lin, Shih-Hsin Lo, Yu Hen Hu, and Sao- Jie Chen, “A bidirectional noc (binoc) architecture with dynamic self reconfigurable channel,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 30, no. 3, pp. 427 – 440, march 2011

