Search for Articles:

Recently Downloaded: Paper ID: ART20193040, Total 205 Articles Downloaded Today



Algorithm Feasibility on IoT Devices with Memory and Computational Power Constraints

Anusha Medavaka

Abstract: Internet of Things is a subject of much interest as well as, in last couple of years, safety of the IoT systems is a field of remarkable research activities. Shared verification between IoT devices as well as IoT web servers is a fundamental part of secure IoT systems. Solitary password-based verification mechanisms, which are commonly used, are vulnerable to side-channel and also dictionary attacks. In this paper, we present a multi-key (or multi-password) based shared verification device. In our strategy, the common key in between the IoT server as well as the IoT device is called protected vault, which is a collection of equal sized tricks. First components of the safe vault are shared in between the web server as well as the IoT device and components of the safe and secure vault modification after every successful communication session. We have implemented this device on an Arduino device to confirm our algorithm is practical on IoT devices with memory as well as computational power constraints.

Keywords: IoT Device Authentication, IoT Security, Secure Vault

Country: India, Subject Area: Computer Engineering

Pages: 1815 - 1820

Edition: Volume 8 Issue 5, May 2019

How to Cite this Article?

Anusha Medavaka, "Algorithm Feasibility on IoT Devices with Memory and Computational Power Constraints", International Journal of Science and Research (IJSR), https://www.ijsr.net/archive/v8i5/show_abstract.php?id=ART20198261, Volume 8 Issue 5, May 2019, 1815 - 1820

Download PDF


Viewed 46 times.

Downloaded 16 times.