Simulation of Digital Current Sensorless Control for Dual-Boost Half-Bridge PFC Converter

Ragupathi S
Assistant Professor/Ece, Jaishriram Engineering College, Tiruppur, India

Abstract: To enhance the efficiency of the traditional enhance-kind power factor correction (PFC) converters with the diode bridge circuit, the PFC converters of bridgeless category are frequently used. Due to no series-related switches and no short-circuit dangers, the dual-boost half-bridge (DBHB) circuit is used because the PFC converter on this paper. This converter is able to working beneath variable PF. However, the focus of this is in reaching team spirit PF operation best. The efficiency of this circuit is excessive due to the fact there is simplest one series semiconductor on-state voltage drop at any on the spot. The presence of an imbalance within the voltages of the two DC-hyperlink capacitors, which changed into mentioned earlier than, is showed here. The purpose for the imbalance is analyzed the usage of suitable models, and a manage technique to take away it’s far mentioned in element. In order to simplify the traditional -loop manipulate scheme and decrease the variety of sensors, the behaviours of DBHB PFC converter are studied and its equivalent unmarried-switch version is developed. Then, the current sensor less manipulate for DBHB PFC converter is proposed to achieve voltage law and yield sinusoidal enter contemporary in segment with the enter voltage without sensing any current. In addition, the proposed approach is capable of balance capacitor voltages certainly without including any voltage balancing control loop. An 800W DBHB PFC circuit is designed to assess the control performance and its simulation consequences are provided to illustrate the proposed present day sensor less control approach.

1. Introduction

The extensive usage of dc power supplies inside most of electrical and electronic appliances lead to an increasing demand for power supplies that draw current with low harmonic content & also have power factor close to unity. Dc power supplies are extensively used inside most of appliances such as in computers, audio sets, televisions, and others. The presence of non-linear loads results in power system’s low power factor operation. The basic block in most of power converters are uncontrolled diode bridge rectifiers with capacitive filter. Due to the non-linear nature of bridge rectifiers, non-sinusoidal current is drawn from the supply and harmonics are injected into the utility lines. The bridge rectifiers contribute to more THD, low PF, and low efficiency to the power system. These harmonic currents cause several problems such as voltage distortion, heating, noises etc. which reduces the efficiency of the power system. Therefore, there is a need for power supplies that draw current with low harmonic content & also have power factor close to unity.

The alternating mains utility supply ideally is supposed to be free from high voltage spikes and current harmonics. Discontinuous input current that exists on the AC mains as a result of non-linearity of the rectification process should be shaped to follow the sinusoidal form of the input voltage. Power factor correction techniques are of two types – passive and active. While, passive power factor correction techniques are the good choice for low power, cost sensitive applications, the active power factor correction techniques are used in majority of the applications due to their better performance.

1.1 Conventional Boost PFC Converter

The conventional input stage for single phase power supplies operates by converting the ac line voltage into dc and filtering with large electrolytic capacitors. By this process the input current waveform gets distorted with large harmonic content. As a result, the power factor becomes very poor (around 0.6). The reduction of input current harmonics and operation at high power factor (close to unity) are important requirements for good power supplies. The conventional boost topology is the widely used topology for power factor correction applications. It consists of a front-end full-bridge rectifier followed by the boost converter. This diode bridge rectifier is used to rectify the AC input voltage to DC, which is then given to the boost section. This approach is good for a low to medium power applications. For higher power levels, the diode bridge becomes an important part of the application and it is necessary to deal with the problem of heat dissipation in surface area.

The continuous-conduction mode (CCM) conventional boost topology has been highly used as a PFC converter because of its simplicity and high power capability. Currently, in order to improve the efficiency of the front-end PFC rectifiers, many power supply manufacturers have started considering bridgeless power factor correction circuit topologies. Usually, the bridgeless PFC topologies which also known as dual boost PFC rectifiers, reduce the conduction loss by reducing the number of semiconductor components in the main line current path.

1.2 Cascaded Dual-Boost Converter

Recently, the cascade dual-boost converter had been widely used in some applications, such as the solar power conditioning systems and the intelligent universal transformer due to their high reliability and efficiency. From Fig. 1.1(d), each switch is connected with a diode which enables the cascade dual-boost converter to avoid the short-through problem without including dead-time settings. Moreover, no reverse recovery current flows through the body diode of each switch due to two diodes in the current flowing path. Therefore, the loss of reverse recovery current is obviously reduced. The distinguished features contribute
to the advantages of the high reliability and high efficiency for cascade dual-boost converter.

Many single-stage approaches have been suggested to get both power-factor correction and power conversion from the ac mains to a desired dc output. Since these topologies have a PFC cell integrated with a DC/DC conversion cell and both cells share an active switch and controller, the single-stage approach is a good choice from a cost point of view. Unfortunately, most of the proposed converters have some of the following drawbacks: large low-frequency output voltage ripple, low efficiency due to the switching and rectification loss, variable switching frequency and high-voltage stress on the switch.

![Figure 1: Boost-type converters: (a) conventional single-switch PFC converter (b) bridgeless PFC converter (c) bridgeless PFC converter (d) cascade dual-boost AC/DC converter](image)

**1.3 Half-Bridge PFC Converter**

Compared with systems based on full bridge converters with a high frequency or commercial ac line frequency isolation transformer, the half-bridge topology offers several advantages including a simple power conversion circuit with possibly the lowest switching device count and no isolation transformer. Adding other desirable features such as sinusoidal ac line currents with unity power factor and load regulation with non-linear loads, the half bridge topology provides the potential for compact, low cost and high performance systems. Moreover, measurement of high frequency current is demanding, especially in cost-sensitive applications. The PFC converter proposed combines simple half-bridge topology and improved current sensorless-control algorithm that takes into account conduction losses. These losses influence volt-second balance in the input inductor and result in distorted grid current shape. The current sensorless control method proposed compensates this influence and allows achieving sinusoidal current shape.

**1.4 Proposed Dual-Boost Half-Bridge Converter**

The proposed PFC dual-boost half-bridge (DBHB) PFC converter with current sensorless control is shown below in Fig.2.

![Figure 2: Dual-boost half-bridge (DBHB) PFC converter with current sensorless control](image)

For PFC application, the conventional two-loop control with the inner current loop and the outer voltage loop can be used to control all the converters in Fig.2 where it needs to sense the DC-link voltage, the AC voltage and the inductor current. It is noted that the two-loop control can also be used in the half-bridge converters, but it needs to include third control loop to balance both capacitor voltages. Therefore, total four sensors (three voltage sensors and one current sensor) are needed to implement the half-bridge PFC converter. In digital PFC control, the current is conventionally feedback by the current sensor and Analog-to-Digital converter (ADC) with high resolution and high bandwidth. To reduce the cost, some control methods like current sensing methods using only comparators without real A/D converter were proposed. Furthermore, the control methods are proposed to rebuild the current feedback signal from the sensed voltages. An adaptive inductor model and the adaptive nonlinear current observer were developed to estimate the current, individually. All the above methods can be classified into two-loop current sensorless control methods. The methods proposed can be seen as the single-loop current sensorless control methods where only voltage feedback loop is included and the switch duty ratio is synthesized from the controller output and the circuit parameters.

From literatures, no control method had been developed for half-bridge converter due to the requirement of voltage balancing loop. In this paper, the DBHB behaviors have been studied and its single-switch model is developed. Then, the first current sensorless control method for DBHB PFC converter has been proposed. Without including any voltage balancing loop, both capacitor voltages can be balanced naturally by the proposed method.

**1.3 Modeling of Dual-Boost Half-Bridge Converter**

From the Fig.2, the switch QA always turns off when the input voltage is in negative half-cycle $V_s < 0$. The switch QB always turns off in the positive half-cycle $V_s > 0$. All the switching states are tabulated below where the corresponding circuits are plotted below in Fig.3.
Summary of Switching States

According to the control block diagram as shown in the Fig.2, the switching signal \( s(t) \) is generated from the comparison between the control signal \( V_{\text{cont}} \) and the triangle signal \( V_{\text{tri}} \).

When the input voltage is positive \( V_s > 0 \), the gate signal \( G_A \) is equal to the switching signal \( G_A = s(t) \) and the other gate signal \( G_B \) is off. Both capacitor currents are negative \( i_{C1} < 0 \) and \( i_{C2} < 0 \) (i.e. both capacitors \( C_1 \) and \( C_2 \) discharge) in state 1.

In Fig.3(b), the switch QA turns off but the inductor current flows through the diode DA, and the capacitor current \( i_{C1} \) turns to be positive. That is, the capacitor \( C_1 \) becomes charged \( i_{C1} > 0 \), and the other capacitor \( C_2 \) keeps discharged \( i_{C2} < 0 \) in state 2.

In the negative half-cycle \( V_s < 0 \), the gate signal GB is equal to the switching signal \( G_A = s(t) \) and the other gate signal \( G_A \) is off. In state 3, both capacitor currents are negative \( i_{C1} < 0 \) and \( i_{C2} < 0 \) and both capacitors \( C_1 \) and \( C_2 \) discharge as drawn in Fig. 3(c).

In Fig.3(d), the switch QB turns off but the inductor current flows through the diode DB. It follows that the capacitor current \( i_{C1} \) remains negative but the current \( i_{C2} \) becomes positive in state 4.

1.4 Sensorless Current Control Method

Multiple current control techniques are known from the literature: peak current control, hysteresis, delta modulation, boundary switching, which relate to current measurement and all are relevant in some specific applications. On the other hand, input inductor current sensing in high frequency switched mode power supplies (SMPS) is the most challenging task, which will increases the cost and size of control system as it was mentioned in various articles, while the importance of the fast current loop has been discussed. The current sensorless control techniques are then proposed. They eliminate instantaneous current measurement, but use other approaches for estimation of input current. It is proposed to use a slower load current measurement to estimate current of input inductor. It is advised to use an average inductor current sensor that is suitable for digital
control systems. In the single-loop current sensorless control is being proposed, which is based on digital current rebuilding approach and uses input and output voltage values as well as predefined circuit parameters (inductor and capacitor precise values) to estimate instantaneous inductor current value. The fixed and variable switching frequencies are used in the above mentioned articles, however, according the constant frequency reduces switching losses in comparison with variable frequency control, as well as reduces high-frequency components.

In order to reduce the current sensor, the single-loop current sensorless control is proposed. The proposed current sensorless control is able to regulate the output voltage $V_o$ in phase with the input voltage $V_s$.

The proposed current sensorless control scheme is shown in the following Fig. 4.

![Illustration of natural capacitor voltage balancing](image)

**Figure 4: Proposed current sensorless control scheme**

### 1.5 Natural Capacitor Voltage Balancing

From Fig 4, the amplitude of voltage signal $V'L$ is determined from the difference between the output voltage $V_o$ and the voltage command $V'_{o}$ through an integrator controller. The voltage error $V_{error}$ in the imbalanced condition can be approximated as

$$V_{error} = V_{error} - acos(wt).$$

where $V_{error}$ is the dc voltage error and the line-frequency component is dominant ripple.

When an extra resistor is connected to the capacitor $C_1$, the capacitor voltages turn to be imbalanced. The feedback voltage error $V_{error}$ is near to $acos(wt)$ with $a < 0$. Then, the ripple is larger than during the negative half-cycle. The larger current amplitude contributes to more charges stored to the capacitor $C_1$ than $C_2$, and the balance between two capacitor voltages.

On the other hand, when an extra resistor is connected to the capacitor $C_2$, the observed ripple in the controller output $V'L$ would be near $-a \sin(wt)$ where $a > 0$. Thus, the yield current in negative half-cycle is larger than that in positive half-cycle as shown in Fig 5(b), which brings more charges to capacitor $C_2$ than $C_1$, and balances the capacitor voltages.

Consequently, the proposed current sensorless control is able to balance the capacitor voltages without introducing the additional voltage balancing loop.

![Illustration of natural capacitor voltage balancing](image)

**Figure 5: Illustration of natural capacitor voltage balancing:**

(a) transient response after an extra resistor is connected to $C_1$; (b) transient response after an extra resistor is connected to $C_2$.

To evaluate the natural voltage balancing performance, an extra 100Ω resistor is suddenly connected across the capacitor $C_1$ and $C_2$, respectively, and then removed. Unlike the change of load resistor, the capacitor voltages have different changing direction, and thus the significant line-frequency ripple can be found in the output voltage $V_o$ and the controller output $V'L$ until the connected resistor is removed.

When an additional resistor 100Ω is suddenly connected across capacitor $C_1$ and then removed. The capacitor voltage $V'C_1$ drops to 156V and the voltage $V'C_2$ rises to 244V within 0.3seconds. From the zoomed waveforms the controller output $V'L$ in positive half-cycle is higher than that in negative half-cycle due to its ripple.

The resulting current magnitude of input current is during positive half-cycle is higher than that during negative half-cycle, which brings more charges to the capacitor $C_1$ than the capacitor $C_2$. Thus, the proposed current sensorless control is able to balance the capacitor voltage after the resistor is connected across capacitor $C_1$.

With consideration of the other condition, an extra 100Ω resistor is suddenly connected across the capacitor $C_1$ and then removed. The capacitor voltage $V'C_1$ rises to 243V and $V'C_2$ drops to 157V. From the zoomed waveforms, the significant line-frequency ripple can be found in the output voltage $V_o$ and the controller output $V'L$. Fortunately, the controller output $V'L$ is higher during the negative half-cycle than that during the positive half-cycle. It follows that the magnitude of input current is during negative half-cycle is higher than that during the positive half-cycle. The larger current amplitude contributes to more charges stored to the capacitor $C_2$ than $C_1$. Eventually, both capacitor voltages $V'C_1$ and $V'C_2$ are balanced at 200V.
The proposed current sensorless control method is able to meet the PFC function not only in the steady-state condition, but also in the transient condition. At the same time, the voltage ripples in the output voltage \( V_o \) and the controller output \( \dot{V}_L \) benefit the voltage balance. Thus, the proposed method is also to naturally balance the capacitor voltages without introducing any voltage balancing loop.

### 1.6 Current Sensorless DBHB PFC Converter Simulink Model

Here, the simulation results of the proposed current sensorless control for dual-boost half-bridge PFC converter are provided. The simulation parameters and some nominal values are listed in Table.

#### Table

<table>
<thead>
<tr>
<th>Specifications</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input AC voltage (rms)</td>
<td>( V_S = 110V )</td>
</tr>
<tr>
<td>Output DC voltage</td>
<td>( V_O = 400V )</td>
</tr>
<tr>
<td>Line frequency</td>
<td>50Hz</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>45KHz</td>
</tr>
<tr>
<td>Inductances</td>
<td>( L_A = L_B = 2.23mH )</td>
</tr>
<tr>
<td>Inductor resistances</td>
<td>( r_{iA} = r_{iB} = 0.4\Omega )</td>
</tr>
<tr>
<td>Capacitances</td>
<td>( C_1 = C_2 = 1170 \mu F )</td>
</tr>
<tr>
<td>Conduction voltage</td>
<td>( V_{ON} = 2V )</td>
</tr>
<tr>
<td>Integrator gain</td>
<td>( K_i = 30 )</td>
</tr>
</tbody>
</table>

The input current and voltage waveform corresponding to the above Simulink model is shown in Fig.6.2. Results shows that input current has harmonics which represent power factor will be low and it has to be corrected. The root mean square value of input voltage is 110V and the line frequency \( f \) is 60Hz. The input current measured is 2A.

![Figure 6: Simulink model of proposed DBHB PFC converter](image)

### Figure 7: Input current and voltage waveform

The switching pulses for dual boost half bridge PFC converter is shown in Fig.8, consists of switching frequency 45 kHz given by flip flop after the sampling of control variable to obtain the steady state output. This gate signals are provided to the Switching devices Q_A and Q_B.

![Figure 8: Switching Pulse waveform](image)

The voltage across the DC link capacitor C1 and C2 which are used for the filtering purpose are shown below. The measured voltage across the capacitor is 200V each since both the capacitor is naturally balancing in this circuit. Thus the capacitor voltages are \( V_{C1} = 200V \) & \( V_{C2} = 200V \).
The Steady state output voltage $V_o$ waveform of the proposed dual-boost half-bridge PFC converter is shown below. The boosted output of the proposed system is measured as $V_o = 400V$.

The Steady state output current $I_o$ waveform of the proposed dual-boost half-bridge PFC converter is shown below. The output current of the proposed system is measured as $I_o = 2A$.

The Steady state output power waveform of the proposed dual-boost half-bridge PFC converter is shown below. The output power of the proposed system is measured as 800W. This power is measured for the load of 200Ω.

2. Conclusion

The single-switch model for DBHB PFC converter has been developed. The current sensorless control method for DBHB PFC converter has been proposed and implemented in this paper. The integrator-type voltage controller is able to regulate the output voltage and balance the capacitor voltages. The proposed control strategy effectively achieves PFC function in steady-state condition and transient condition. Moreover, the capacitor voltages can be naturally balanced by the proposed control method.

From the simulation results, the proposed current sensorless control method is able to meet the PFC function not only in the steady-state condition, but also in the transient condition. At the same time, the voltage ripples in the output voltage $V_o$ and the controller output $\hat{V}_L$ benefit the voltage balance. Thus, the proposed control method is also to naturally balance the capacitor voltages without introducing any voltage balancing loop.

And also from the results of 800W proposed DBHB current sensorless control method, it is able to achieve PFC function even when the input voltage is distorted. Thus this control method can be used to the half-bridge PFC converter due to the same single-switch model. To evaluate the proposed current sensorless control, an 800W prototype converter is to be implemented in future.

References


