An Analytical Appraoch for 4Ghz Freuency Simmulation Using Frequency Synthesizer

Pooja V. Paturkar

BE 3rd Year, G.H.Raisoni College of Engineering, Nagpur, Maharashtra, India

Abstract: In wireless medium, requirement of high frequency is increasing day by day. For high frequency based system data rates should be high. In unguided media, as signal travels a long distance and due to interference of noise, there is error in phase and frequency and we get a deviated output. In view of this, We are motivated to design a low power frequency synthesizer which would provide a low locking time, low settling time, moderate value of damping factor to provide a efficient frequency response at the output end. The proposed design aspect is for high frequency which is implemented in IEEE 802.11(a) WLAN standard and OFDM technology, WCDMA, Bluetooth technology, high frequency processor. We have used Microwind 3.1 45nm technology and ADS as design tool to execute propose design.

Keywords: Frequency synthesizer, phase frequency detector, voltage-controlled oscillators, Multi module divider, Microwind 3.1, ADS, wireless communication

1. Introduction

The demand for high data rate wireless local area net- works (WLANs), High frequency processor with low power consumption is rapidly increasing. The unlicensed national information infrastructure (UNII) band provides 300MHz of spectrum at 5GHz for wireless communications. The lower 200MHz of this band overlaps the high performance radio LAN (HIPERLAN) frequency band. This frequency band is divided into 8 channels. In this paper we examine the design of a fully integrated frequency synthesizer as a local oscillator (LO). We also demonstrate the advantage of a voltage controlled differential injection locked frequency divider (VCDILFD) as a low power frequency divider in this high frequency synthesizer[1]. The Frequency synthesizer invented in the earlier years for reduction of the noise in the radio received signal was observed that the signal coming from the distance source is producing some noise if it is not properly tuned and latter it observed that the noise is produced due to mismatch of phase and frequency at the receiver input and a circuit was designed to reduce the phase and frequency error at the receiver side .With the time passes the frequency of operation increases and the requirement of fast loop locking is required. This aspect motivated us to design a frequency synthesizer for high frequency application. In this paper, new techniques and architectures are presented and developed to address those challenges. First, a low-phase-noise ring oscillator and a capacitor multiplier with a high-multiplication factor efficiently minimize the silicon area of sub-components, and a compact programmable delay-locked loop (DLL)-based frequency multiplier is developed to replace the PLL-based frequency synthesizer. Second, the charge-distribution mechanism for suppressing reference spurs is theoretically analyzed [2], and an edge interpolation technique for implementing the mechanism is developed. Finally, the concept and the architecture of sub-integer-N PLL is proposed and implemented to remove trade-offs between conventional integer-N PLLs and fractional-N PLLs.

2. System Architecture

a) Block Diagram



Figure 1: Block diagram of frequency synthesizer

b) Description

Frequency synthesizer is circuit which synthesizes and generates a clock for the prescribed frequency. It uses a negative feedback to correct phase and frequency of signal so that whatever signal get recovered should be error free. Frequency multiplier which multiplies by a factor to low frequency input F_{ref} to convert it into higher frequency output F_{out} .

The main purpose of this frequency synthesizer block is to recover the signal without phase and frequency error.

Main block of frequency synthesizer is

- Phase frequency detector
- Charging pump
- Low pass filter
- VCO
- Multi module divider

Licensed Under Creative Commons Attribution CC BY

10.21275/ART20195400

International Journal of Science and Research (IJSR) ISSN: 2319-7064 Impact Factor (2018): 7.426

Phase frequency detector

The first block of PLL circuit is PFD, which is used for detecting the frequency with reference frequency. The basic function of a PD or a PFD is to detect the difference in the phase or frequency between two incoming signals-the reference clock and the divided VCO clock-and to deliver the information to the subsequent CP[7]. PDs can be broadly classified into two topologies: the multiplier type and the sequential type. The multiplier-type PD generates a DC error output as the average product of the reference clock and the divided VCO clock. The sequential-type PD generates the output signal purely as a function of the time interval between two incoming clocks, so the sequential-type PD contains the memory of past transitions. Among sequentialtype PDs, the tri-state PFD is one of the most common topologies to be utilized with a CP, as in Figure 2. As its name implies, the tri-state PFD can take one of three states. When the phase and frequency differences between the reference clock and the divided VCO clock are detected, the tri-state PFD generates two output signals. The UP and the DN, to convey the information. By rising edges of the reference clock, fref, and the divided VCO clock, fdiv, the UP and the DN become 1 simultaneously.



Figure 2: Block diagram of phase frequency detector



Figure 3: CMOS layout of phase detector

Charging pump

The phase/frequency difference information conveyed in the pulse width of the output signals of the PFD should be converted into the form of DC voltage in order to modulate the output frequency of the VCO. Generally, this time-tovoltage conversion process takes place through the charge pump and the loop filter, as shown in Figure. First, the charge pump converts the pulse-modulated phase/frequency difference information into corresponding charges, and then these charges are translated to DC voltage by the loop filter.



Figure 4: Block diagram of charge pump and second order loop filter



Figure 5: CMOS Layout of charge pump and loop filter

Loop Filter

The Filtering operation of the error voltage (coming out from the Phase Detector) is performed by the loop filter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, hence a low pass filter is used to filter out the ac component. Loop filter is one of the most important functional block in determining the performance of the loop. A loop filter introduces poles to the PLL transfer function, which in turn is a parameter in determining the bandwidth of the PLL[9]. Since higher order loop filter is define over better noise cancelation, a loop filter of order 2 or more is used in most of the critical application PLL circuits. If the PFD output is Q_a high for time Δt in that case the total phase error at the output of the PFD is

$$\Delta \phi = \Delta t / T_{clock} * 2\Pi(radian) \tag{1}$$

Where is the phase error of the two input at PFD and the value of phase error are given in radians and the value of output voltage of charge pump is

$$\mathbf{V}_{\text{charge pump}} = \{ (\mathbf{V}_{\text{DD}} \mathbf{-} \mathbf{0}) / 4\Pi \} * \Delta \boldsymbol{\varphi} = \mathbf{K}_{\text{cp}} * \Delta \boldsymbol{\varphi} \qquad (2)$$

Voltage-Controlled Oscillator

To enhance the phase noise performance of a ring VCO, the proposed ring VCO adopts the saturated type delay cell of with a cross-coupled latch. Thus, the delay cell eliminates the tail current source and has pseudo-differential configuration using a PMOS cross-coupled latch. As a saturated-type VCO, the delay cell allows a rail-to-rail output signal swing. In addition, the cross-coupled latch accelerates the signal and provides fast-switching edges. When the signal is injected, the latch operates in the direction of opposing the signal transition in the PMOSs. However, after a while, the function of the latch changes

Volume 8 Issue 2, February 2019 www.ijsr.net

Licensed Under Creative Commons Attribution CC BY

International Journal of Science and Research (IJSR) ISSN: 2319-7064 Impact Factor (2018): 7.426

into a positive feedback and accelerates the signal transition. With the rail-to-rail swing signal with fast-switching transition, the proposed oscillator can enhance phase noise performance compared to conventional ones. [20]

A typical example of an unturned oscillator is a ring oscillator. The ring VCOs without inductors can be implemented in a small die area. Thus, in this work, a ring type oscillator has been considered in order to integrate a VCO generating quadrature output signals for the SSB mixer in compact chip area for improving the poor phase noise performance the proposed oscillator adopted a saturated-type delay cell with a latch configuration. The schematics of the proposed delay cell and the 3-stage ring oscillator are shown in Figure,



Figure 6: Diagram of three stage ring oscillator.

Multi-Modulus Divider

The multi-modulus divider is a programmable architecture of generic chain divider in which one divider is connected to other in the cascaded manner so that every divider divides the output of the previous divider in a controlled way of division. [10]

The multi-modulus divider is a programmable architecture of generic chain of N/N+1 divider in which one divider is connected to other in the cascaded manner so that every divider divides the output of the previous divider in a controlled way of division. The N/N+1 divider represent here as the 2/3 divider in which the same divider circuit divide the input either by 2 or by 3 depending upon the programmable input of the divider. The 2/3 divider circuit is the combination of four D-latch which are arranged by the combination of AND gate and NOT gate with them in which the input frequency is given to the clock point in each latch



Figure 7: Block diagram of Multi module divider

Frequency synthesizer in ADS



Figure 8: Complete architecture of frequency synthesizer in ADS tool

3. Noise in Frequency Synthesizer

The output of the practical system deviates from the desired response. This is because of the imperfections and noises in the system. The supply noise also affects the output noise of the frequency synthesizer system. There are mainly two types of noises. They are explained below.

Phase Noise and jitter

This paper presents a comprehensive analysis of jitter and phase noise in both CMOS inverter based and differential ring oscillators, pinpointing the most important mechanisms whereby white and flicker noise manifest themselves. The physically based approach and simple resulting expressions should make it easy to design ring oscillators for a given jitter. In fact, these simple expressions predict jitter and phase noise much more accurately than oscillation frequency; this is similar to what is seen in amplifier design, where input-referred noise is predicted much more accurately than gain [12].

A jitter is a variation of the reference signal with respect to ideal position in time. Jitter and phase noise is related to each other and by calculating one you can get the idea about other. The jitter impacts the data transmission quality. The deviation of the signal from the ideal position can cause the increases in bit error rate (BER) of communication signal.

4. Parameter in Frequency Synthesizer

Rise time

The rise time is the time taken by the output to reach from 10% to 90% of the final value of the output and it is controlled by the damping ratio of the low pass filter.

Volume 8 Issue 2, February 2019 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY

10.21275/ART20195400

Peak overshoot

In the case of under damped system at the first instance when the transient overshoot occur over the settled value is known as the peak overshoot normally in the circuit the under damped system provide a fast output response but due to high peak overshoot it may damage the output response of the circuit so that the peak overshoot must be within some reasonable value.

Lock time

The minimum time required for a frequency synthesizer to get locked is known as the lock in time .after this time the frequency synthesizer is locked permanently to the fix output frequency.

Pull-in time

This is the time required to pull in the signal in the fast locking state when the signal are locking or acquisition time is very slow .once the signal comes in the fast locking state then it will lock very fast. Generally pull-in process is slow.

5. Result Analysis of Synthesizer

Phase frequency detector

The state of PFD is determined by the positive edge transitions on the inputs an as shown in the state diagram. If the phase is same it will show the constant steady output. If the phase is different it will show the output with phase difference.



Figure 9: The outputs of PFD when phase is same



Figure 10: The outputs of PFD when phase is different

Charge Pump and loop filter

The output of a PFD can be converted to DC (voltage/current) in many different ways. One approach is to sense the difference between the two outputs by using a differential amplifier and apply the result to a low pass filter. Calculation of various parameters in the circuit is done

through the dynamic response of the control voltage which is actually an output of the second order closed loop system so that the calculation is done with this response. From below figure we can see that the circuit is producing an overshoot at some point of time so that from that figure take the value of maximum over shoot and also calculate the peak time on which the maximum overshoot is coming. By taking this two value calculate the value of damping ratio and natural frequency of oscillation [15]



Figure 11: The outputs of Loop filter

Voltage controlled oscillator

The voltage controlled oscillator is a 5 stage current starved voltage controlled oscillator that is oscillating at the frequency of 17GHz as the centre frequency[18]. The centre frequency in this VCO is obtained at the controlled voltage of $V_{DD}/2$.The V_{DD} in this circuit 1.2 volt so the centre frequency is obtained at the controlled voltage.[20]



Figure 12: The ouput frequency of Ring Oscillator

Multi module divider

In the prapose architecture we have design the MMD which can divide the clock by 2 with falling edge

Volume 8 Issue 2, February 2019 www.ijsr.net

Licensed Under Creative Commons Attribution CC BY

International Journal of Science and Research (IJSR) ISSN: 2319-7064 Impact Factor (2018): 7.426



Figure 13: Ouput of MMD

6. Conclusion

A 6 GHz fully integrated frequency synthesizer is presented. The phase frequency detector decides the linearity and the pull-in range of the frequency synthesizer therefore the selection of PFD is very important in the design. For fractional frequency divider the design of divider circuit is very important and it further decides the range of frequency which can be applied to the frequency synthesizer.

References

- C. m. hung and k. o. kenneth A fully integrated 1.5V 5.5 GHz CMOS phase locked loop, IEEE j. solid state circuits,37(4): 521-525,april 2005
- [2] Mucahit kozak and izzet kale member IEEE "Pipleline noise shaping coder for fractional-n frequency synthesizer" IEEE trascation on instrumentation and measurment vol50,no 5, Oct-2001.
- [3] S.Williams, *et al.*, "An improved CMOS ring oscillator PLL with less than 4ps RMS accumulated jitter," IEEE Custom Integrated Circuits Conf., pp. 151–154, Sep. 2004.
- [4] T.Bourdi, A borjak and I kale " A delta –sigma frequency synthesizer with enhnaced phase noise performance" Instrumenatation and measurment technology conference, proceedings of 19th IEEE,2002/pp247-250.
- [5] Zhiheng cao member IEEE,Yunchu li,member IEEE,shouli yan,member IEEE,"0.4ps-RMS-jitter 2-3GHz ring oscillator PLL using phase noise preamplification" IEEE Journal of solid satae circuit ,vol.43 no.9,Sept 2008.
- [6] A Hajimin s cimotyrakis and T.H.Lee "Jitter and phase noise in ring oscillators" IEEE Journal of solid state ciruits vol 34,no 6,March 1999.
- [7] Mansuri D liu and C.K. yang "Fast frequency acquisition phase frequency detector for gsample/s phase locked loop" IEEE journal of solid state circuit vol 37,no 10, Oct-2002.
- [8] C.Lam and B.Razavi "A 2.6 Ghz/5.2Ghz frequency synthesizer in 0.4µm CMOS technology" IEEE J.Solid state circuits,pp 788-794,May 2000.
- [9] Anindya Sundar Dhar, Sunandan Bhunia" Direct digital frequency synthesizer design with modified parabolic method" International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-1, Issue-6, January 2012.\

- [10] Chih-Ming Hung and Kenneth K.O." A Fully integrated 1.5V,5.5GHz CMOS phase locked loop" IEEE journal of solid state state circuits, Vol-37 no-4, April 2002.
- [11] Sevelto, F., Deantoni, S., and Castello, R.: 'A 1.3GHz low-phase noise fully tunable CMOS LC VCO', IEEE J. Solid-State Circuits,2000, 35, (3), pp. 356–361
- [12] Phase Noise and Jitter in CMOS Ring Oscillators IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 8, 1803 Asad A. Abidi, *Fellow, IEEE* AUGUST 2006
- [13] C.M.Hung "A 1.1 GHz packaged CMOS VCO with phase noise of 126 dB/Hz at a 600 KHz offset" IEEE J.solid state circuits,vol.35,pp,100-103,Jan 2000.
- [14] Himanshu arora ,student member IEEE,Nikolaus klemmer senior member IEEE,James c.Morizio,member IEEE and Patrick wolf."Enhanced phase noise modeling of fractional –N frequency synthesizer" IEEE transaction on circuit and system-I,regular papers ,vol 52,No 2,Feb 2005.
- [15] J Cranickx and M.steyaert "Fully integrated CMS-DCS -1800 frequency synthesizer "IEEE J.solid state circuits,vol.33,pp, 2054-2065,DEC 1998.
- [16] A Hajimiri T Lee"A General theory of phase noise in electrical oscillator"IEEE J.solid state circuits,vol.33,no-2, pp 179-194,Feb-1998.
- [17] J.K.Greason and K.L.wong "A PLL clock genrator with 5-110 MHz of lock range for microprocessor "IEEE J.solid state circuits,vol.27,no-2, pp 1599-1609,Feb-1992.
- [18] M.Terrovits etal "3.2 to 4GHz, 0.25µm CMOS Frequency synthesizer for IEEE 802.11a/b/g WLAN" ISSCC dig.tech papers,pp.98-99 Feb 2004..
- [19] A CMOS VCO for IV, IGHz PLL Applications published in 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits(AF'-ASIC2004)/ Aug. 4
- [20] Design of Low-Phase-Noise CMOS Ring Oscillators IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 5, MAY 2002 Liang Dai, Member, IEEE, and Ramesh Harjani, Senior Member, IEEE
- [21] R. Jacob Baker, 'CMOS Circuit Design, Layout, and Simulation', IEEE Press Series on Microelectronic Systems Stuart K. Tewksbury and Joe E. Brewer, Series Editors. 2009
- [22] Proceedings of IC-BNMT20 10 A 0.18 micremeter Low Power CMOS radio frequency LC oscillator for broadband and wireless communication applications.
- [23] T. Lee: The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 1998
- [24] R. BEST: Phase locked loops design, simulation and applications, fifth edition .S.M.Kang "CMOS Digital integrated circuits:analysis and design" MC Graw-Hill publication,3rd Edition,2003.

Author Profile



Miss. Pooja Paturkar is persuing Engineering from G.H.Raisoni college of Enggineering, Nagpur (India).She is doing her B.E in Electronics from the same institute .She is a Member of IEEE also.

Volume 8 Issue 2, February 2019 www.ijsr.net

Licensed Under Creative Commons Attribution CC BY