# A Dynamic Threshold MOS Logic Based Low Power 8-Bit Pipe Line ADC for Wireless Communications

#### G. M. Anitha Priyadarshini<sup>1</sup>, Dr. G. A. E. Sathish Kumar<sup>2</sup>

<sup>1</sup>Research Scholar, Department of ECE Vardhaman College of Engineering, Rayalaseema University

<sup>2</sup>Professor in ECE, Department of ECE Vardhaman College of Engineering, Rayalaseema University

**Abstract:** The Most necessary units in wireless communication applications, Broadband transceivers are.Low power and high performance data converters. Therefore the data converters must have less power dissipation, high sampling rate, and resolution. This paper presents a design with low power and high conversion rate Pipe line architecture ADC. The major sub circuits in this design are subtractor, residue amplifier and comparator. These threedevices are developed by using Operational. The designed ADC consists of 8 single bit ADCs, i.e. each stage having 1-bit resolutions, which are designed by using Cadence virtuoso with 180nm technology. The Pipeline architecture and Opamp works with 1.8V supply voltage, and the power dissipation is 11mw.

Keywords: ADC, Low power, residue amplifier

### 1. Introduction

An Analog-to-Digital converter is a device, which translates an analog voltage signal into a corresponding digital number. Whenever we relate to the real world most of the signals are analog in nature. But some applications such as digital signal processing requires signals to be digital. In such situations it becomes necessary to get analog to digital conversion using an ADC. Analog-to-digital converter is a fundamental block in mixed signal VLSI circuits [1]. ADC is the key components in communication and video system. With development of these electronics system, high resolution and high-speed ADCs are becoming more and more important. High-speed power efficient Analog-to-Digital converters (ADCs) are the critical building blocks for modern communication and signal processing systems. They are the interface between the analog and digital signal processing. Since the mid-1970s, ADCs have been widely designed using integrating, successive approximation, flash, and delta-sigma techniques. More recently, there has appeared a new class of ADC with an architecture known as pipeline, which offered an attractive combination of high speed, high resolution and low power dissipation. The pipeline ADC, therefore, became the optimum solution for present low power applications, such as a wireless communication system. A continued search for circuit architectures and techniques enabling ADCs to obtain higher speed and resolution with smaller chip area and lower power dissipation, therefore, is necessary. Pipeline analog-to-digital converters represent the majority of the ADC market for medium to high resolution ADC.

#### 2. DTMOS Technique

The technique behind the dynamic threshold MOS is that the input voltage  $V_{bs}$  is greater than Zero for NMOS and for PMOS it is negative and hence the threshold voltage can be reduced accordingly. The DTMOS structure uses both the gate and the body terminal to provide the signal input. Since

in DTMOS both the gate and the body terminal are shorted  $V_{bs}$  become the function of the input signal which is applied to the gate terminal thus  $V_{bs}=V_{gs}$  is maintained. Due to dynamic body bias, potential in the channel region is strongly controlled by the gate and body terminals, leading to a high trans-conductance owing to faster current transport. The relation between input signal and  $V_T$  is described using the following equation

$$V_{T0} = 2\Phi_B + V_{FB} + \frac{\sqrt{2q\epsilon sNa(2\Phi B)}}{Cox}$$

Where VFB is the flat band voltage and  $\phi B$  is the inversion layer voltage the inversion layer potential, Na is the channel doping,  $\varepsilon$ s is the Si permittivity, q is the electron charge. Considering body biasing, VT is given as

$$V_{T} = V_{T0} + \gamma (\sqrt{\Psi s + VBS} - \sqrt{\Psi s})$$
$$\gamma = \frac{\sqrt{2q \epsilon s Na(2\Phi B)}}{Cox}$$

and VT is threshold voltage due to body effect. The DTMOS transistor and its small signal model is shown in Fig.1.and Fig.2 it has two transconductances, the gate tranconductance (gm) and body transconductance (gmb).



Figure 1: DTMOS Transistor



Figure 2: Small signal model of DTMOS Transistor

Volume 7 Issue 4, April 2018 <u>www.ijsr.net</u>

Licensed Under Creative Commons Attribution CC BY

Pipelined Analog-to-Digital Converter is an architecture which offers the attractive combination of low power dissipation, high resolution and high speed. Hence the Pipelined ADC is an optimum solution for low power applications like wireless communication systems. The CMOS IC technology is widely for digital and analog applications. Pipeline architecture allows digital gain calibration, power minimization and also digital error correction through capacitor scaling. Hence, for high resolution and high speed application Pipeline ADC is suitable.

## 3. Operational Amplifier

To design pipelined ADC, the basic block required is Operational Amplifier [3]. The op-amp is designed using gpdk180 nm technology with 1.8V power supply. This is a two stage op-amp, where first stage is differential amplifier and the second stage is CS-amplifier to control the gain. The schematic is shown in the fig. 3.



Figure 3: Operational Amplifier

## 4. 8-bit Pipelined ADC

The operating principle of the pipeline ADC is multi-stage conversion [4]. Each pipelined stage realizes the digital quantization, the analog to digital conversion, computing and amplifying the residue voltage. The architecture design of the pipelined ADC is flexible. The distribution of stage resolution is complex and important. For one bit per stage, the offset voltage requirements of the comparator ADC is relax, and the conversion speed of the stage is faster. The noise and errors introduced by the later stages influence the overall conversion accuracy.

In this paper, the pipelined ADC architecture is shown in Fig.4, with 1 bits/stage. The ADC also includes the dedicated sample and hold circuit, Optimized comparator, subtractor, residue amplifier, and switch architecture is adopted to further reduce the power dissipation based on high speed and high resolution [1].



Figure 4: Architecture of the Pipelined ADC

## 5. Pipelined ADC Blocks

#### 5.1 Sample and Hold

The Sample and Hold circuit creates the samples of voltage given to it as input, and after that, it holds these samples for the definite time [11]. The time during which sample and hold circuit generates the sample of the input signal is called sampling time. Similarly, the time duration of the circuit during which it holds the sampled value is called holding time. This block allows the samples of input analog signal at the required rate. The Figure 5 shows the sample and hold circuit



Figure 5: Sample and Hold circuit

#### **5.2** Comparator

The op-amp is used as a comparator with one of the input as sampled analog signal and the other input as reference voltage. It is a 1 bit analog to digital converter. If the input to the non-inverting input is greater than that to the inverting input, the output is a logical 1. If the input to the noninverting input is less than that to the inverting input, the output is a logical 0. We thus have the key element for asking "is the signal above or below a threshold level?" We will use comparators in EVERY analog-to-digital converter to detect analog thresholds.

#### **5.3 Subtractor**

In pipeline architecture subtractor circuit is used to subtract the sample and hold's output and transmission gate switch output. And output of subtractor is given to the residue amplifier. The schematic is shown in the fig. (6).

DOI: 10.21275/ART20181503



Figure 6: Subtractor Circuit

#### 5.4 Residue Amplifier

In pipelined architecture, the residue amplifier is used to get the required amount of gain. It is used to increase the gain of the degraded signal The schematic is shown in the fig. (7).



Figure 7: Residue Amplifiercircuit

#### 5.5 Switch

The transmission gate is modified by stacking the transistors as shown in Fig 8- to obtain the original signal without any loss. The stacking of transistors improves the aspect ratio, performance and ON resistance. The transistor widths are maintained in the ratio 1:2 for NMOS to PMOS.



Figure 8: Schematic of Switch

The performance varies largely because of stacking as the variation almost doubles with two fingers than that of a single transistor.

## 6. Measured results

The ADC was designed in  $0.18\mu m$  CMOS technology. The total power dissipation is 5mWwith a single 1.8V power supply at 10MS/s.The differential nonlinearity (DNL) and the integralnonlinearity (INL) of the ADC were measured, DNL is within  $\pm 0.3$ LSB and the INL is within  $\pm 1.3$ LSB, which isenough for the ADC.

For The 8-stage pipeline ADC simulated output Waveforms are depicted below. When an input is 1.8V, reference voltage (Vref) is 500mv waveform for this is shown in fig 9.

Power dissipation is 11.mW with a conversion rate of 10MS/s.

-	100	14					_		-				
**	1.16					ากก	nnn	nnn	nnn	ANA	лпп	กกลเ	ากก
**	- 14	1	1.48.1	nn.	INN.	IN	inn	100	100	100	INTE	IND.	100
**	1		1.1	nı.	1A	10.1	10	In I	10	10.1	10	1111	10
-	11	1	1	11	10.	10	1	1 1	10	n.	1	1111	- 6
**	*	1			81	117		1		R		171	
**	16	1				1		1		1		n.	
-										n.:			
	- 12											1	
	11	1.000						1.2	-			-	-

Figure 9: Simulated wave forms of 8-bit pipeline ADC

## 7. Conclusion

A 8bit 10MS/s pipelined ADC which exploits high performance devices with low power dissipation has been presented in this paper. We presented a simplified architecture with DTMOS technique which don't influence the performance of the ADC. We also designed a high performance low power Op-Amp with high gain, bandwidth and slew rate. We introduced the DTMOS in the Op-Amp to further reduce the power dissipation.

## References

- Long Yang, Zongmin Wang, Liang Zhou, Wenxiao Feng "A Low Power Pipelined ADC With Improved MDAC" CoDIT'16 April 6-8, 2016, Malta
- [2] IndhudharaGowda T G, Manasa A, "Design and VLSI Implementation of 8-Bit Pipelined ADC Using Cadence180nm Technology", Volume 3 Issue IX, September 2015 ISSN: 2321-9653.
- [3] M. I. Idris, N. Yusop, S. A. M. Chachuli, M.M. Ismail, FaizArith& A. M. Darsono," Low Power Operational Amplifier in 0.13um Technology"Vol. 9, No. 1; 2015, ISSN 1913-1844 E-ISSN 1913-1852.
- [4] Ms. R. M. Shende, Prof. P. R. Gumble, " ARCHITECTURE OF 4-BIT PIPELINE ADC IN CMOS TECHNOLOGY", Volume 2, Issue 3, March2013, ISSN: 2278 – 1323.
- [5] Ms. Rita M. Shende, Prof. P. R. Gumble, "Low Power High Speed 4 Bit Resolution Pipeline ADC Design in submicron CMOS Technology", Volume 3, Issue 1, January 2013 ISSN: 2277 128X.
- [6] ManjuDeviArunkumar P Chavan K.N Muralidhara, Ph.D," A 1.5-V, 10-bit, 200-MS/s CMOS Pipeline Analog-to-Digital Converter", Volume88 – No.7.
- [7] Vijay.V, Bhavya.R, Vipula Singh "Charge Redistribution based 8 bit SAR ADC" Volume 62– No.1.
- [8] EriPrasetyo, Dominique Ginhac, Michel Paindavoine" Design and Implementation a 8 bits Pipeline Analog to Digital Converter in theTechnology 0.6 mm CMOS Process" ISSM05.
- J. Brunsilius, E. Siragusa, et al, "A 16b 80MS/s 100mW 77.6dB SNR CMOS pipeline ADC", Proc. IEEE ISSCC Dig. Tech. Papers, pp. 186-188, 2011.
- [10] Y. Chiu, P. R. Gray and B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR", IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, 2004.

## Volume 7 Issue 4, April 2018

<u>www.ijsr.net</u>

Licensed Under Creative Commons Attribution CC BY

- [11] B. G. Lee, B. M. Min, G. Manganaro and J. W. Valvano, "A 14-b 100- MS/s pipelined ADC with a merged SHA and first MDAC", IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2613-2619, 2008.
- [12] A. Panigada and I. Galton, "A 130 mW 100 MS/s pipelined ADC with 69 dB SNDR enabled by digital harmonic distortion correction", IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3314-3328, 2009.
- [13] Devarajan, S.; Singer, L. et al, "A 16b 125MS/s 385mW 78.7dB SNR CMOS pipeline ADC", Solid-State Circuits Conference-Digest of Technical Papers, ISSCC 2009. IEEE International, pp. 86-87, Feb. 2009.
- [14] Ao, K., He, Y., Li, L., Wang, Y., and Li, Q., "A 14-bit 100MS/s pipelined A/D converter with 2b interstage redundancy", Integrated Circuits, 2014 14th International Symposium on. IEEE, pp. 83-86, 2014.

#### Volume 7 Issue 4, April 2018 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY